- kvm-target-i386-cpu-set-correct-supported-XCR0-features-.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-do-not-rely-on-ExtSaveArea-for-accelerat.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-return-bool-from-x86_cpu_filter_features.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-add-AVX10-feature-and-AVX10-version-prop.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-add-CPUID.24-features-for-AVX10.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-Add-feature-dependencies-for-AVX10.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-Add-AVX512-state-when-AVX10-is-supported.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-Introduce-GraniteRapids-v2-model.patch [RHEL-30316 RHEL-45111] - kvm-target-i386-add-sha512-sm3-sm4-feature-bits.patch [RHEL-30316 RHEL-45111] - kvm-arm-disable-pauth-for-virt-rhel9.patch [RHEL-75782] - kvm-tests-qtest-disable-most-pauth-tests.patch [RHEL-75782] - Resolves: RHEL-30316 ([Intel 9.6 FEAT] [GNR] Virt-QEMU: Add AVX10.1 instruction support) - Resolves: RHEL-45111 ([Intel 9.6 FEAT] [CWF][DMR] Virt-QEMU: Advertise new instructions SHA2-512NI, SM3, and SM4) - Resolves: RHEL-75782 ([Nvidia "Grace"] Lack of "PAuth" CPU feature results in live migration failure from RHEL 9.6 to 10)
60 lines
2.3 KiB
Diff
60 lines
2.3 KiB
Diff
From 1895c3aa9eb0037eb06745ef499eb7476bebd554 Mon Sep 17 00:00:00 2001
|
|
From: Tao Su <tao1.su@linux.intel.com>
|
|
Date: Thu, 31 Oct 2024 16:52:33 +0800
|
|
Subject: [PATCH 08/11] target/i386: Introduce GraniteRapids-v2 model
|
|
|
|
RH-Author: Paolo Bonzini <pbonzini@redhat.com>
|
|
RH-MergeRequest: 281: Add support for the AVX10.1, SHA512, SM3 and SM4 instruction sets.
|
|
RH-Jira: RHEL-30316 RHEL-45111
|
|
RH-Acked-by: Vitaly Kuznetsov <vkuznets@redhat.com>
|
|
RH-Acked-by: Miroslav Rezanina <mrezanin@redhat.com>
|
|
RH-Commit: [8/9] 5b684731a1d2c2687515eb984398c9dc5bc3fc23 (bonzini/rhel-qemu-kvm)
|
|
|
|
Update GraniteRapids CPU model to add AVX10 and the missing features(ss,
|
|
tsc-adjust, cldemote, movdiri, movdir64b).
|
|
|
|
Tested-by: Xuelian Guo <xuelian.guo@intel.com>
|
|
Signed-off-by: Tao Su <tao1.su@linux.intel.com>
|
|
Link: https://lore.kernel.org/r/20241028024512.156724-7-tao1.su@linux.intel.com
|
|
Reviewed-by: Zhao Liu <zhao1.liu@intel.com>
|
|
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
Link: https://lore.kernel.org/r/20241031085233.425388-9-tao1.su@linux.intel.com
|
|
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
(cherry picked from commit 1a519388a882fbb352e49cbebb0ed8f62d05842d)
|
|
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
---
|
|
target/i386/cpu.c | 17 +++++++++++++++++
|
|
1 file changed, 17 insertions(+)
|
|
|
|
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
|
index 5042cbaa0e..ad368252d8 100644
|
|
--- a/target/i386/cpu.c
|
|
+++ b/target/i386/cpu.c
|
|
@@ -4393,6 +4393,23 @@ static const X86CPUDefinition builtin_x86_defs[] = {
|
|
.model_id = "Intel Xeon Processor (GraniteRapids)",
|
|
.versions = (X86CPUVersionDefinition[]) {
|
|
{ .version = 1 },
|
|
+ {
|
|
+ .version = 2,
|
|
+ .props = (PropValue[]) {
|
|
+ { "ss", "on" },
|
|
+ { "tsc-adjust", "on" },
|
|
+ { "cldemote", "on" },
|
|
+ { "movdiri", "on" },
|
|
+ { "movdir64b", "on" },
|
|
+ { "avx10", "on" },
|
|
+ { "avx10-128", "on" },
|
|
+ { "avx10-256", "on" },
|
|
+ { "avx10-512", "on" },
|
|
+ { "avx10-version", "1" },
|
|
+ { "stepping", "1" },
|
|
+ { /* end of list */ }
|
|
+ }
|
|
+ },
|
|
{ /* end of list */ },
|
|
},
|
|
},
|
|
--
|
|
2.48.0
|
|
|