Enable NXP Freescale Layerscape platform
This commit is contained in:
parent
8a2be6ef16
commit
50ae6178c9
1
configs/fedora/generic/arm/aarch64/CONFIG_AHCI_QORIQ
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_AHCI_QORIQ
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_AHCI_QORIQ=m
|
@ -1 +1 @@
|
||||
# CONFIG_ARCH_LAYERSCAPE is not set
|
||||
CONFIG_ARCH_LAYERSCAPE=y
|
||||
|
@ -0,0 +1 @@
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API_QI=m
|
@ -0,0 +1 @@
|
||||
CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
|
@ -0,0 +1 @@
|
||||
CONFIG_EDAC_LAYERSCAPE=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_BMAN_TEST
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_BMAN_TEST
Normal file
@ -0,0 +1 @@
|
||||
# CONFIG_FSL_BMAN_TEST is not set
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_DPAA=y
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA2
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA2
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_DPAA2=y
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA2_ETH
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA2_ETH
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_DPAA2_ETH=m
|
@ -0,0 +1 @@
|
||||
CONFIG_FSL_DPAA2_ETHSW=m
|
@ -0,0 +1 @@
|
||||
CONFIG_FSL_DPAA2_PTP_CLOCK=m
|
@ -0,0 +1 @@
|
||||
# CONFIG_FSL_DPAA_CHECKING is not set
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA_ETH
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_DPAA_ETH
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_DPAA_ETH=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_EDMA
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_EDMA
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_EDMA=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_FMAN
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_FMAN
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_FMAN=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_MC_BUS
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_MC_BUS
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_MC_BUS=y
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_MC_DPIO
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_MC_DPIO
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_MC_DPIO=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_PQ_MDIO
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_PQ_MDIO
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_FSL_PQ_MDIO=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_QMAN_TEST
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_FSL_QMAN_TEST
Normal file
@ -0,0 +1 @@
|
||||
# CONFIG_FSL_QMAN_TEST is not set
|
1
configs/fedora/generic/arm/aarch64/CONFIG_GIANFAR
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_GIANFAR
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_GIANFAR=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_GPIO_MPC8XXX
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_GPIO_MPC8XXX
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_GPIO_MPC8XXX=y
|
@ -0,0 +1 @@
|
||||
CONFIG_NET_VENDOR_FREESCALE=y
|
1
configs/fedora/generic/arm/aarch64/CONFIG_PCI_LAYERSCAPE
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_PCI_LAYERSCAPE
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_PCI_LAYERSCAPE=y
|
@ -0,0 +1 @@
|
||||
CONFIG_PTP_1588_CLOCK_QORIQ=m
|
1
configs/fedora/generic/arm/aarch64/CONFIG_SPI_FSL_DSPI
Normal file
1
configs/fedora/generic/arm/aarch64/CONFIG_SPI_FSL_DSPI
Normal file
@ -0,0 +1 @@
|
||||
CONFIG_SPI_FSL_DSPI=m
|
@ -156,7 +156,7 @@ CONFIG_AFS_FSCACHE=y
|
||||
CONFIG_AFS_FS=m
|
||||
CONFIG_AHCI_CEVA=m
|
||||
CONFIG_AHCI_MVEBU=m
|
||||
# CONFIG_AHCI_QORIQ is not set
|
||||
CONFIG_AHCI_QORIQ=m
|
||||
CONFIG_AHCI_SUNXI=m
|
||||
CONFIG_AHCI_TEGRA=m
|
||||
CONFIG_AHCI_XGENE=y
|
||||
@ -233,7 +233,7 @@ CONFIG_ARCH_HISI=y
|
||||
# CONFIG_ARCH_IXP4XX is not set
|
||||
# CONFIG_ARCH_K3 is not set
|
||||
# CONFIG_ARCH_KS8695 is not set
|
||||
# CONFIG_ARCH_LAYERSCAPE is not set
|
||||
CONFIG_ARCH_LAYERSCAPE=y
|
||||
# CONFIG_ARCH_LG1K is not set
|
||||
# CONFIG_ARCH_LPC32XX is not set
|
||||
# CONFIG_ARCH_MEDIATEK is not set
|
||||
@ -1080,6 +1080,19 @@ CONFIG_CRYPTO_DEV_CCP=y
|
||||
CONFIG_CRYPTO_DEV_CCREE=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO_TLS=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_AHASH_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API_QI=m
|
||||
# CONFIG_CRYPTO_DEV_FSL_CAAM_DEBUG is not set
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_COUNT_THLD=8
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_TIME_THLD=8192
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC=y
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_JR=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_PKC_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RINGSIZE=3
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RNG_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X_RNG=y
|
||||
# CONFIG_CRYPTO_DEV_HISI_SEC is not set
|
||||
@ -1580,6 +1593,7 @@ CONFIG_ECRYPT_FS=m
|
||||
# CONFIG_ECRYPT_FS_MESSAGING is not set
|
||||
# CONFIG_EDAC_DEBUG is not set
|
||||
CONFIG_EDAC_GHES=y
|
||||
CONFIG_EDAC_LAYERSCAPE=m
|
||||
CONFIG_EDAC_LEGACY_SYSFS=y
|
||||
CONFIG_EDAC_QCOM=m
|
||||
CONFIG_EDAC_SYNOPSYS=m
|
||||
@ -1792,9 +1806,21 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_NEW_DEV_NODE is not set
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_BMAN_TEST is not set
|
||||
CONFIG_FSL_DPAA2_ETH=m
|
||||
CONFIG_FSL_DPAA2_ETHSW=m
|
||||
CONFIG_FSL_DPAA2_PTP_CLOCK=m
|
||||
CONFIG_FSL_DPAA2=y
|
||||
# CONFIG_FSL_DPAA_CHECKING is not set
|
||||
CONFIG_FSL_DPAA_ETH=m
|
||||
CONFIG_FSL_DPAA=y
|
||||
CONFIG_FSL_EDMA=m
|
||||
CONFIG_FSL_ERRATUM_A008585=y
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
CONFIG_FSL_FMAN=m
|
||||
CONFIG_FSL_MC_BUS=y
|
||||
CONFIG_FSL_MC_DPIO=m
|
||||
CONFIG_FSL_PQ_MDIO=m
|
||||
# CONFIG_FSL_QMAN_TEST is not set
|
||||
# CONFIG_FSL_XGMAC_MDIO is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
CONFIG_FSNOTIFY=y
|
||||
@ -1846,6 +1872,7 @@ CONFIG_GENEVE=m
|
||||
# CONFIG_GENWQE is not set
|
||||
CONFIG_GFS2_FS_LOCKING_DLM=y
|
||||
CONFIG_GFS2_FS=m
|
||||
CONFIG_GIANFAR=m
|
||||
CONFIG_GIGASET_BASE=m
|
||||
CONFIG_GIGASET_CAPI=y
|
||||
# CONFIG_GIGASET_DEBUG is not set
|
||||
@ -1882,7 +1909,7 @@ CONFIG_GPIO_MAX77620=m
|
||||
CONFIG_GPIO_MB86S7X=m
|
||||
# CONFIG_GPIO_MC33880 is not set
|
||||
# CONFIG_GPIO_MOCKUP is not set
|
||||
# CONFIG_GPIO_MPC8XXX is not set
|
||||
CONFIG_GPIO_MPC8XXX=y
|
||||
CONFIG_GPIO_MVEBU=y
|
||||
CONFIG_GPIO_PCA953X_IRQ=y
|
||||
CONFIG_GPIO_PCA953X=y
|
||||
@ -2182,6 +2209,8 @@ CONFIG_I2C_HELPER_AUTO=y
|
||||
CONFIG_I2C_HID=m
|
||||
# CONFIG_I2C_HIX5HD2 is not set
|
||||
# CONFIG_I2C_I801 is not set
|
||||
CONFIG_I2C_IMX_LPI2C=m
|
||||
CONFIG_I2C_IMX=m
|
||||
# CONFIG_I2C_ISCH is not set
|
||||
CONFIG_I2C_MESON=m
|
||||
CONFIG_I2C_MLXCPLD=m
|
||||
@ -2317,6 +2346,7 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
CONFIG_IMX2_WDT=m
|
||||
# CONFIG_IMX_IPUV3_CORE is not set
|
||||
# CONFIG_IMX_IRQSTEER is not set
|
||||
CONFIG_IMX_SCU_PD=y
|
||||
@ -3334,7 +3364,7 @@ CONFIG_MMC_SDHCI_MSM=m
|
||||
CONFIG_MMC_SDHCI_OF_ARASAN=m
|
||||
# CONFIG_MMC_SDHCI_OF_AT91 is not set
|
||||
# CONFIG_MMC_SDHCI_OF_DWCMSHC is not set
|
||||
# CONFIG_MMC_SDHCI_OF_ESDHC is not set
|
||||
CONFIG_MMC_SDHCI_OF_ESDHC=m
|
||||
CONFIG_MMC_SDHCI_OMAP=m
|
||||
CONFIG_MMC_SDHCI_PCI=m
|
||||
CONFIG_MMC_SDHCI_PLTFM=m
|
||||
@ -3764,6 +3794,7 @@ CONFIG_NET_VENDOR_DLINK=y
|
||||
CONFIG_NET_VENDOR_EMULEX=y
|
||||
# CONFIG_NET_VENDOR_EZCHIP is not set
|
||||
# CONFIG_NET_VENDOR_FARADAY is not set
|
||||
CONFIG_NET_VENDOR_FREESCALE=y
|
||||
# CONFIG_NET_VENDOR_FUJITSU is not set
|
||||
# CONFIG_NET_VENDOR_HISILICON is not set
|
||||
# CONFIG_NET_VENDOR_HP is not set
|
||||
@ -4204,6 +4235,7 @@ CONFIG_PCI_HOST_GENERIC=y
|
||||
CONFIG_PCI_HOST_THUNDER_ECAM=y
|
||||
CONFIG_PCI_HOST_THUNDER_PEM=y
|
||||
CONFIG_PCI_IOV=y
|
||||
CONFIG_PCI_LAYERSCAPE=y
|
||||
CONFIG_PCI_MESON=y
|
||||
CONFIG_PCI_MSI_IRQ_DOMAIN=y
|
||||
CONFIG_PCI_MSI=y
|
||||
@ -4449,6 +4481,7 @@ CONFIG_PSTORE_RAM=m
|
||||
CONFIG_PSTORE=y
|
||||
# CONFIG_PSTORE_ZSTD_COMPRESS is not set
|
||||
CONFIG_PTP_1588_CLOCK_PCH=m
|
||||
CONFIG_PTP_1588_CLOCK_QORIQ=m
|
||||
CONFIG_PTP_1588_CLOCK=y
|
||||
CONFIG_PVPANIC=m
|
||||
CONFIG_PWM_BCM2835=m
|
||||
@ -4857,7 +4890,7 @@ CONFIG_RTC_DRV_RX8025=m
|
||||
CONFIG_RTC_DRV_RX8581=m
|
||||
CONFIG_RTC_DRV_S35390A=m
|
||||
# CONFIG_RTC_DRV_SA1100 is not set
|
||||
# CONFIG_RTC_DRV_SNVS is not set
|
||||
CONFIG_RTC_DRV_SNVS=m
|
||||
CONFIG_RTC_DRV_STK17TA8=m
|
||||
CONFIG_RTC_DRV_SUN6I=y
|
||||
CONFIG_RTC_DRV_TEGRA=m
|
||||
@ -5767,6 +5800,7 @@ CONFIG_SPI_DESIGNWARE=m
|
||||
# CONFIG_SPI_DW_MID_DMA is not set
|
||||
CONFIG_SPI_DW_MMIO=m
|
||||
CONFIG_SPI_DW_PCI=m
|
||||
CONFIG_SPI_FSL_DSPI=m
|
||||
CONFIG_SPI_FSL_LPSPI=m
|
||||
# CONFIG_SPI_FSL_SPI is not set
|
||||
CONFIG_SPI_GPIO=m
|
||||
|
@ -156,7 +156,7 @@ CONFIG_AFS_FSCACHE=y
|
||||
CONFIG_AFS_FS=m
|
||||
CONFIG_AHCI_CEVA=m
|
||||
CONFIG_AHCI_MVEBU=m
|
||||
# CONFIG_AHCI_QORIQ is not set
|
||||
CONFIG_AHCI_QORIQ=m
|
||||
CONFIG_AHCI_SUNXI=m
|
||||
CONFIG_AHCI_TEGRA=m
|
||||
CONFIG_AHCI_XGENE=y
|
||||
@ -233,7 +233,7 @@ CONFIG_ARCH_HISI=y
|
||||
# CONFIG_ARCH_IXP4XX is not set
|
||||
# CONFIG_ARCH_K3 is not set
|
||||
# CONFIG_ARCH_KS8695 is not set
|
||||
# CONFIG_ARCH_LAYERSCAPE is not set
|
||||
CONFIG_ARCH_LAYERSCAPE=y
|
||||
# CONFIG_ARCH_LG1K is not set
|
||||
# CONFIG_ARCH_LPC32XX is not set
|
||||
# CONFIG_ARCH_MEDIATEK is not set
|
||||
@ -1080,6 +1080,19 @@ CONFIG_CRYPTO_DEV_CCP=y
|
||||
CONFIG_CRYPTO_DEV_CCREE=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO_TLS=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_AHASH_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API_QI=m
|
||||
# CONFIG_CRYPTO_DEV_FSL_CAAM_DEBUG is not set
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_COUNT_THLD=8
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_TIME_THLD=8192
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC=y
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_JR=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_PKC_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RINGSIZE=3
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RNG_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X_RNG=y
|
||||
# CONFIG_CRYPTO_DEV_HISI_SEC is not set
|
||||
@ -1572,6 +1585,7 @@ CONFIG_ECRYPT_FS=m
|
||||
# CONFIG_ECRYPT_FS_MESSAGING is not set
|
||||
# CONFIG_EDAC_DEBUG is not set
|
||||
CONFIG_EDAC_GHES=y
|
||||
CONFIG_EDAC_LAYERSCAPE=m
|
||||
CONFIG_EDAC_LEGACY_SYSFS=y
|
||||
CONFIG_EDAC_QCOM=m
|
||||
CONFIG_EDAC_SYNOPSYS=m
|
||||
@ -1776,9 +1790,21 @@ CONFIG_FSI_MASTER_HUB=m
|
||||
# CONFIG_FSI_NEW_DEV_NODE is not set
|
||||
# CONFIG_FSI_SBEFIFO is not set
|
||||
CONFIG_FSI_SCOM=m
|
||||
# CONFIG_FSL_EDMA is not set
|
||||
# CONFIG_FSL_BMAN_TEST is not set
|
||||
CONFIG_FSL_DPAA2_ETH=m
|
||||
CONFIG_FSL_DPAA2_ETHSW=m
|
||||
CONFIG_FSL_DPAA2_PTP_CLOCK=m
|
||||
CONFIG_FSL_DPAA2=y
|
||||
# CONFIG_FSL_DPAA_CHECKING is not set
|
||||
CONFIG_FSL_DPAA_ETH=m
|
||||
CONFIG_FSL_DPAA=y
|
||||
CONFIG_FSL_EDMA=m
|
||||
CONFIG_FSL_ERRATUM_A008585=y
|
||||
# CONFIG_FSL_PQ_MDIO is not set
|
||||
CONFIG_FSL_FMAN=m
|
||||
CONFIG_FSL_MC_BUS=y
|
||||
CONFIG_FSL_MC_DPIO=m
|
||||
CONFIG_FSL_PQ_MDIO=m
|
||||
# CONFIG_FSL_QMAN_TEST is not set
|
||||
# CONFIG_FSL_XGMAC_MDIO is not set
|
||||
CONFIG_FS_MBCACHE=y
|
||||
CONFIG_FSNOTIFY=y
|
||||
@ -1830,6 +1856,7 @@ CONFIG_GENEVE=m
|
||||
# CONFIG_GENWQE is not set
|
||||
CONFIG_GFS2_FS_LOCKING_DLM=y
|
||||
CONFIG_GFS2_FS=m
|
||||
CONFIG_GIANFAR=m
|
||||
CONFIG_GIGASET_BASE=m
|
||||
CONFIG_GIGASET_CAPI=y
|
||||
# CONFIG_GIGASET_DEBUG is not set
|
||||
@ -1866,7 +1893,7 @@ CONFIG_GPIO_MAX77620=m
|
||||
CONFIG_GPIO_MB86S7X=m
|
||||
# CONFIG_GPIO_MC33880 is not set
|
||||
# CONFIG_GPIO_MOCKUP is not set
|
||||
# CONFIG_GPIO_MPC8XXX is not set
|
||||
CONFIG_GPIO_MPC8XXX=y
|
||||
CONFIG_GPIO_MVEBU=y
|
||||
CONFIG_GPIO_PCA953X_IRQ=y
|
||||
CONFIG_GPIO_PCA953X=y
|
||||
@ -2166,6 +2193,8 @@ CONFIG_I2C_HELPER_AUTO=y
|
||||
CONFIG_I2C_HID=m
|
||||
# CONFIG_I2C_HIX5HD2 is not set
|
||||
# CONFIG_I2C_I801 is not set
|
||||
CONFIG_I2C_IMX_LPI2C=m
|
||||
CONFIG_I2C_IMX=m
|
||||
# CONFIG_I2C_ISCH is not set
|
||||
CONFIG_I2C_MESON=m
|
||||
CONFIG_I2C_MLXCPLD=m
|
||||
@ -2301,6 +2330,7 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
CONFIG_IMX2_WDT=m
|
||||
# CONFIG_IMX_IPUV3_CORE is not set
|
||||
# CONFIG_IMX_IRQSTEER is not set
|
||||
CONFIG_IMX_SCU_PD=y
|
||||
@ -3315,7 +3345,7 @@ CONFIG_MMC_SDHCI_MSM=m
|
||||
CONFIG_MMC_SDHCI_OF_ARASAN=m
|
||||
# CONFIG_MMC_SDHCI_OF_AT91 is not set
|
||||
# CONFIG_MMC_SDHCI_OF_DWCMSHC is not set
|
||||
# CONFIG_MMC_SDHCI_OF_ESDHC is not set
|
||||
CONFIG_MMC_SDHCI_OF_ESDHC=m
|
||||
CONFIG_MMC_SDHCI_OMAP=m
|
||||
CONFIG_MMC_SDHCI_PCI=m
|
||||
CONFIG_MMC_SDHCI_PLTFM=m
|
||||
@ -3744,6 +3774,7 @@ CONFIG_NET_VENDOR_DLINK=y
|
||||
CONFIG_NET_VENDOR_EMULEX=y
|
||||
# CONFIG_NET_VENDOR_EZCHIP is not set
|
||||
# CONFIG_NET_VENDOR_FARADAY is not set
|
||||
CONFIG_NET_VENDOR_FREESCALE=y
|
||||
# CONFIG_NET_VENDOR_FUJITSU is not set
|
||||
# CONFIG_NET_VENDOR_HISILICON is not set
|
||||
# CONFIG_NET_VENDOR_HP is not set
|
||||
@ -4184,6 +4215,7 @@ CONFIG_PCI_HOST_GENERIC=y
|
||||
CONFIG_PCI_HOST_THUNDER_ECAM=y
|
||||
CONFIG_PCI_HOST_THUNDER_PEM=y
|
||||
CONFIG_PCI_IOV=y
|
||||
CONFIG_PCI_LAYERSCAPE=y
|
||||
CONFIG_PCI_MESON=y
|
||||
CONFIG_PCI_MSI_IRQ_DOMAIN=y
|
||||
CONFIG_PCI_MSI=y
|
||||
@ -4428,6 +4460,7 @@ CONFIG_PSTORE_RAM=m
|
||||
CONFIG_PSTORE=y
|
||||
# CONFIG_PSTORE_ZSTD_COMPRESS is not set
|
||||
CONFIG_PTP_1588_CLOCK_PCH=m
|
||||
CONFIG_PTP_1588_CLOCK_QORIQ=m
|
||||
CONFIG_PTP_1588_CLOCK=y
|
||||
CONFIG_PVPANIC=m
|
||||
CONFIG_PWM_BCM2835=m
|
||||
@ -4836,7 +4869,7 @@ CONFIG_RTC_DRV_RX8025=m
|
||||
CONFIG_RTC_DRV_RX8581=m
|
||||
CONFIG_RTC_DRV_S35390A=m
|
||||
# CONFIG_RTC_DRV_SA1100 is not set
|
||||
# CONFIG_RTC_DRV_SNVS is not set
|
||||
CONFIG_RTC_DRV_SNVS=m
|
||||
CONFIG_RTC_DRV_STK17TA8=m
|
||||
CONFIG_RTC_DRV_SUN6I=y
|
||||
CONFIG_RTC_DRV_TEGRA=m
|
||||
@ -5745,6 +5778,7 @@ CONFIG_SPI_DESIGNWARE=m
|
||||
# CONFIG_SPI_DW_MID_DMA is not set
|
||||
CONFIG_SPI_DW_MMIO=m
|
||||
CONFIG_SPI_DW_PCI=m
|
||||
CONFIG_SPI_FSL_DSPI=m
|
||||
CONFIG_SPI_FSL_LPSPI=m
|
||||
# CONFIG_SPI_FSL_SPI is not set
|
||||
CONFIG_SPI_GPIO=m
|
||||
|
@ -1047,6 +1047,17 @@ CONFIG_CRYPTO_DEV_CCREE=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO_TLS=m
|
||||
CONFIG_CRYPTO_DEV_EXYNOS_RNG=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_AHASH_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API=m
|
||||
# CONFIG_CRYPTO_DEV_FSL_CAAM_DEBUG is not set
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_COUNT_THLD=8
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_TIME_THLD=8192
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC=y
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_JR=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_PKC_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RINGSIZE=3
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RNG_API=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X_RNG=y
|
||||
# CONFIG_CRYPTO_DEV_HISI_SEC is not set
|
||||
@ -2157,6 +2168,8 @@ CONFIG_I2C_GPIO=m
|
||||
CONFIG_I2C_HELPER_AUTO=y
|
||||
CONFIG_I2C_HID=m
|
||||
# CONFIG_I2C_I801 is not set
|
||||
CONFIG_I2C_IMX_LPI2C=m
|
||||
CONFIG_I2C_IMX=m
|
||||
# CONFIG_I2C_ISCH is not set
|
||||
CONFIG_I2C_MESON=m
|
||||
CONFIG_I2C_MLXCPLD=m
|
||||
@ -2287,6 +2300,7 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
CONFIG_IMX2_WDT=m
|
||||
# CONFIG_IMX_IPUV3_CORE is not set
|
||||
# CONFIG_IMX_IRQSTEER is not set
|
||||
CONFIG_IMX_MBOX=m
|
||||
@ -3318,7 +3332,7 @@ CONFIG_MMC_SDHCI=m
|
||||
CONFIG_MMC_SDHCI_OF_ARASAN=m
|
||||
# CONFIG_MMC_SDHCI_OF_AT91 is not set
|
||||
# CONFIG_MMC_SDHCI_OF_DWCMSHC is not set
|
||||
# CONFIG_MMC_SDHCI_OF_ESDHC is not set
|
||||
CONFIG_MMC_SDHCI_OF_ESDHC=m
|
||||
CONFIG_MMC_SDHCI_OMAP=m
|
||||
CONFIG_MMC_SDHCI_PCI=m
|
||||
CONFIG_MMC_SDHCI_PLTFM=m
|
||||
@ -4801,7 +4815,7 @@ CONFIG_RTC_DRV_S35390A=m
|
||||
CONFIG_RTC_DRV_S3C=m
|
||||
CONFIG_RTC_DRV_S5M=m
|
||||
# CONFIG_RTC_DRV_SA1100 is not set
|
||||
# CONFIG_RTC_DRV_SNVS is not set
|
||||
CONFIG_RTC_DRV_SNVS=m
|
||||
CONFIG_RTC_DRV_STK17TA8=m
|
||||
CONFIG_RTC_DRV_SUN6I=y
|
||||
CONFIG_RTC_DRV_SUNXI=m
|
||||
|
@ -1047,6 +1047,17 @@ CONFIG_CRYPTO_DEV_CCREE=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO=m
|
||||
CONFIG_CRYPTO_DEV_CHELSIO_TLS=m
|
||||
CONFIG_CRYPTO_DEV_EXYNOS_RNG=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_AHASH_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API=m
|
||||
# CONFIG_CRYPTO_DEV_FSL_CAAM_DEBUG is not set
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_COUNT_THLD=8
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC_TIME_THLD=8192
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_INTC=y
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_JR=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_PKC_API=m
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RINGSIZE=3
|
||||
CONFIG_CRYPTO_DEV_FSL_CAAM_RNG_API=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X=m
|
||||
CONFIG_CRYPTO_DEV_HIFN_795X_RNG=y
|
||||
# CONFIG_CRYPTO_DEV_HISI_SEC is not set
|
||||
@ -2142,6 +2153,8 @@ CONFIG_I2C_GPIO=m
|
||||
CONFIG_I2C_HELPER_AUTO=y
|
||||
CONFIG_I2C_HID=m
|
||||
# CONFIG_I2C_I801 is not set
|
||||
CONFIG_I2C_IMX_LPI2C=m
|
||||
CONFIG_I2C_IMX=m
|
||||
# CONFIG_I2C_ISCH is not set
|
||||
CONFIG_I2C_MESON=m
|
||||
CONFIG_I2C_MLXCPLD=m
|
||||
@ -2272,6 +2285,7 @@ CONFIG_IMA_READ_POLICY=y
|
||||
CONFIG_IMA_WRITE_POLICY=y
|
||||
CONFIG_IMA=y
|
||||
# CONFIG_IMG_ASCII_LCD is not set
|
||||
CONFIG_IMX2_WDT=m
|
||||
# CONFIG_IMX_IPUV3_CORE is not set
|
||||
# CONFIG_IMX_IRQSTEER is not set
|
||||
CONFIG_IMX_MBOX=m
|
||||
@ -3300,7 +3314,7 @@ CONFIG_MMC_SDHCI=m
|
||||
CONFIG_MMC_SDHCI_OF_ARASAN=m
|
||||
# CONFIG_MMC_SDHCI_OF_AT91 is not set
|
||||
# CONFIG_MMC_SDHCI_OF_DWCMSHC is not set
|
||||
# CONFIG_MMC_SDHCI_OF_ESDHC is not set
|
||||
CONFIG_MMC_SDHCI_OF_ESDHC=m
|
||||
CONFIG_MMC_SDHCI_OMAP=m
|
||||
CONFIG_MMC_SDHCI_PCI=m
|
||||
CONFIG_MMC_SDHCI_PLTFM=m
|
||||
@ -4781,7 +4795,7 @@ CONFIG_RTC_DRV_S35390A=m
|
||||
CONFIG_RTC_DRV_S3C=m
|
||||
CONFIG_RTC_DRV_S5M=m
|
||||
# CONFIG_RTC_DRV_SA1100 is not set
|
||||
# CONFIG_RTC_DRV_SNVS is not set
|
||||
CONFIG_RTC_DRV_SNVS=m
|
||||
CONFIG_RTC_DRV_STK17TA8=m
|
||||
CONFIG_RTC_DRV_SUN6I=y
|
||||
CONFIG_RTC_DRV_SUNXI=m
|
||||
|
@ -1887,6 +1887,9 @@ fi
|
||||
#
|
||||
#
|
||||
%changelog
|
||||
* Wed Feb 13 2019 Peter Robinson <pbrobinson@fedoraproject.org>
|
||||
- Enable NXP Freescale Layerscape platform
|
||||
|
||||
* Mon Feb 11 2019 Laura Abbott <labbott@redhat.com> - 5.0.0-0.rc6.git0.1
|
||||
- Linux v5.0-rc6
|
||||
- Disable debugging options.
|
||||
|
Loading…
Reference in New Issue
Block a user