60 lines
2.4 KiB
Diff
60 lines
2.4 KiB
Diff
From defbb3b33db7fcbc9da20c1350ce90a6b5e279bb Mon Sep 17 00:00:00 2001
|
||
From: "plai@redhat.com" <plai@redhat.com>
|
||
Date: Mon, 1 Jul 2019 16:17:32 +0100
|
||
Subject: [PATCH 03/39] target/i386: Disable MPX support on named CPU models
|
||
MIME-Version: 1.0
|
||
Content-Type: text/plain; charset=UTF-8
|
||
Content-Transfer-Encoding: 8bit
|
||
|
||
RH-Author: plai@redhat.com
|
||
Message-id: <1561997854-9646-4-git-send-email-plai@redhat.com>
|
||
Patchwork-id: 89333
|
||
O-Subject: [RHEL8.1 qemu-kvm PATCH v6 3/5] target/i386: Disable MPX support on named CPU models
|
||
Bugzilla: 1629906
|
||
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
|
||
RH-Acked-by: Paolo Bonzini <pbonzini@redhat.com>
|
||
RH-Acked-by: Bandan Das <bsd@redhat.com>
|
||
|
||
From: Paolo Bonzini <pbonzini@redhat.com>
|
||
|
||
MPX support is being phased out by Intel; GCC has dropped it, Linux
|
||
is also going to do that. Even though KVM will have special code
|
||
to support MPX after the kernel proper stops enabling it in XCR0,
|
||
we probably also want to deprecate that in a few years. As a start,
|
||
do not enable it by default for any named CPU model starting with
|
||
the 4.0 machine types; this include Skylake, Icelake and Cascadelake.
|
||
|
||
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
||
Message-Id: <20181220121100.21554-1-pbonzini@redhat.com>
|
||
Reviewed-by: Wainer dos Santos Moschetta <wainersm@redhat.com>
|
||
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
|
||
(cherry picked from commit ecb85fe48cacb2f8740186e81f2f38a2e02bd963)
|
||
Signed-off-by: Paul Lai <plai@redhat.com>
|
||
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
||
|
||
Conflicts:
|
||
hw/i386/pc.c changes to include/hw/i386/pc.h
|
||
target/i386/cpu.c
|
||
|
||
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
||
---
|
||
target/i386/cpu.c | 2 +-
|
||
1 file changed, 1 insertion(+), 1 deletion(-)
|
||
|
||
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
||
index c4b31eb..094f8a1 100644
|
||
--- a/target/i386/cpu.c
|
||
+++ b/target/i386/cpu.c
|
||
@@ -2512,7 +2512,7 @@ static X86CPUDefinition builtin_x86_defs[] = {
|
||
CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
|
||
CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
|
||
CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
|
||
- CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
|
||
+ CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_CLWB |
|
||
CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
|
||
CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
|
||
CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT |
|
||
--
|
||
1.8.3.1
|
||
|