147 lines
4.7 KiB
Diff
147 lines
4.7 KiB
Diff
From a2cd6a5aac0ba2bbb50d2ff22b83c8b9d7761028 Mon Sep 17 00:00:00 2001
|
|
From: Babu Moger <babu.moger@amd.com>
|
|
Date: Thu, 8 May 2025 14:58:01 -0500
|
|
Subject: [PATCH 19/57] target/i386: Update EPYC-Milan CPU model for Cache
|
|
property, RAS, SVM feature bits
|
|
|
|
RH-Author: John Allen <None>
|
|
RH-MergeRequest: 378: Update EPYC Models and Feature Bits
|
|
RH-Jira: RHEL-52649
|
|
RH-Acked-by: Miroslav Rezanina <mrezanin@redhat.com>
|
|
RH-Commit: [5/8] e9e34ade25cb7be05d40745e1d074c0356d1923f (johnalle/qemu-kvm-fork)
|
|
|
|
Found that some of the cache properties are not set correctly for EPYC models.
|
|
l1d_cache.no_invd_sharing should not be true.
|
|
l1i_cache.no_invd_sharing should not be true.
|
|
|
|
L2.self_init should be true.
|
|
L2.inclusive should be true.
|
|
|
|
L3.inclusive should not be true.
|
|
L3.no_invd_sharing should be true.
|
|
|
|
Fix these cache properties.
|
|
|
|
Also add the missing RAS and SVM features bits on AMD EPYC-Milan model.
|
|
The SVM feature bits are used in nested guests.
|
|
|
|
succor : Software uncorrectable error containment and recovery capability.
|
|
overflow-recov : MCA overflow recovery support.
|
|
lbrv : LBR virtualization
|
|
tsc-scale : MSR based TSC rate control
|
|
vmcb-clean : VMCB clean bits
|
|
flushbyasid : Flush by ASID
|
|
pause-filter : Pause intercept filter
|
|
pfthreshold : PAUSE filter threshold
|
|
v-vmsave-vmload : Virtualized VMLOAD and VMSAVE
|
|
vgif : Virtualized GIF
|
|
|
|
Signed-off-by: Babu Moger <babu.moger@amd.com>
|
|
Reviewed-by: Maksim Davydov <davydov-max@yandex-team.ru>
|
|
Reviewed-by: Zhao Liu <zhao1.liu@intel.com>
|
|
Link: https://lore.kernel.org/r/c619c0e09a9d5d496819ed48d69181d65f416891.1746734284.git.babu.moger@amd.com
|
|
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
(cherry picked from commit fc014d9ba5b26b27401e0e88a4e1ef827c68fe64)
|
|
|
|
JIRA: https://issues.redhat.com/browse/RHEL-52649
|
|
|
|
Signed-off-by: John Allen <johnalle@redhat.com>
|
|
---
|
|
target/i386/cpu.c | 73 +++++++++++++++++++++++++++++++++++++++++++++++
|
|
1 file changed, 73 insertions(+)
|
|
|
|
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
|
index a73b5bfca4..7d48c51767 100644
|
|
--- a/target/i386/cpu.c
|
|
+++ b/target/i386/cpu.c
|
|
@@ -2490,6 +2490,60 @@ static const CPUCaches epyc_milan_v2_cache_info = {
|
|
},
|
|
};
|
|
|
|
+static const CPUCaches epyc_milan_v3_cache_info = {
|
|
+ .l1d_cache = &(CPUCacheInfo) {
|
|
+ .type = DATA_CACHE,
|
|
+ .level = 1,
|
|
+ .size = 32 * KiB,
|
|
+ .line_size = 64,
|
|
+ .associativity = 8,
|
|
+ .partitions = 1,
|
|
+ .sets = 64,
|
|
+ .lines_per_tag = 1,
|
|
+ .self_init = true,
|
|
+ .share_level = CPU_TOPO_LEVEL_CORE,
|
|
+ },
|
|
+ .l1i_cache = &(CPUCacheInfo) {
|
|
+ .type = INSTRUCTION_CACHE,
|
|
+ .level = 1,
|
|
+ .size = 32 * KiB,
|
|
+ .line_size = 64,
|
|
+ .associativity = 8,
|
|
+ .partitions = 1,
|
|
+ .sets = 64,
|
|
+ .lines_per_tag = 1,
|
|
+ .self_init = true,
|
|
+ .share_level = CPU_TOPO_LEVEL_CORE,
|
|
+ },
|
|
+ .l2_cache = &(CPUCacheInfo) {
|
|
+ .type = UNIFIED_CACHE,
|
|
+ .level = 2,
|
|
+ .size = 512 * KiB,
|
|
+ .line_size = 64,
|
|
+ .associativity = 8,
|
|
+ .partitions = 1,
|
|
+ .sets = 1024,
|
|
+ .lines_per_tag = 1,
|
|
+ .self_init = true,
|
|
+ .inclusive = true,
|
|
+ .share_level = CPU_TOPO_LEVEL_CORE,
|
|
+ },
|
|
+ .l3_cache = &(CPUCacheInfo) {
|
|
+ .type = UNIFIED_CACHE,
|
|
+ .level = 3,
|
|
+ .size = 32 * MiB,
|
|
+ .line_size = 64,
|
|
+ .associativity = 16,
|
|
+ .partitions = 1,
|
|
+ .sets = 32768,
|
|
+ .lines_per_tag = 1,
|
|
+ .self_init = true,
|
|
+ .no_invd_sharing = true,
|
|
+ .complex_indexing = false,
|
|
+ .share_level = CPU_TOPO_LEVEL_DIE,
|
|
+ },
|
|
+};
|
|
+
|
|
static const CPUCaches epyc_genoa_cache_info = {
|
|
.l1d_cache = &(CPUCacheInfo) {
|
|
.type = DATA_CACHE,
|
|
@@ -5418,6 +5472,25 @@ static const X86CPUDefinition builtin_x86_defs[] = {
|
|
},
|
|
.cache_info = &epyc_milan_v2_cache_info
|
|
},
|
|
+ {
|
|
+ .version = 3,
|
|
+ .props = (PropValue[]) {
|
|
+ { "overflow-recov", "on" },
|
|
+ { "succor", "on" },
|
|
+ { "lbrv", "on" },
|
|
+ { "tsc-scale", "on" },
|
|
+ { "vmcb-clean", "on" },
|
|
+ { "flushbyasid", "on" },
|
|
+ { "pause-filter", "on" },
|
|
+ { "pfthreshold", "on" },
|
|
+ { "v-vmsave-vmload", "on" },
|
|
+ { "vgif", "on" },
|
|
+ { "model-id",
|
|
+ "AMD EPYC-Milan-v3 Processor" },
|
|
+ { /* end of list */ }
|
|
+ },
|
|
+ .cache_info = &epyc_milan_v3_cache_info
|
|
+ },
|
|
{ /* end of list */ }
|
|
}
|
|
},
|
|
--
|
|
2.39.3
|
|
|