64 lines
2.5 KiB
Diff
64 lines
2.5 KiB
Diff
|
From ad50e0e2d310277f06a9c512fe6e31da183ead6e Mon Sep 17 00:00:00 2001
|
||
|
|
From: "Dr. David Alan Gilbert" <dgilbert@redhat.com>
|
||
|
|
Date: Wed, 24 Feb 2021 11:30:34 -0500
|
||
|
|
Subject: [PATCH 1/4] x86/cpu: Enable AVX512_VP2INTERSECT cpu feature
|
||
|
|
|
||
|
|
RH-Author: Dr. David Alan Gilbert <dgilbert@redhat.com>
|
||
|
|
Message-id: <20210224113037.15599-2-dgilbert@redhat.com>
|
||
|
|
Patchwork-id: 101203
|
||
|
|
O-Subject: [RHEL-8.4.0 qemu-kvm PATCH 1/4] x86/cpu: Enable AVX512_VP2INTERSECT cpu feature
|
||
|
|
Bugzilla: 1790620
|
||
|
|
RH-Acked-by: Cornelia Huck <cohuck@redhat.com>
|
||
|
|
RH-Acked-by: Sergio Lopez Pascual <slp@redhat.com>
|
||
|
|
RH-Acked-by: Peter Xu <peterx@redhat.com>
|
||
|
|
|
||
|
|
From: Cathy Zhang <cathy.zhang@intel.com>
|
||
|
|
|
||
|
|
AVX512_VP2INTERSECT compute vector pair intersection to a pair
|
||
|
|
of mask registers, which is introduced with intel Tiger Lake,
|
||
|
|
defining as CPUID.(EAX=7,ECX=0):EDX[bit 08].
|
||
|
|
|
||
|
|
Refer to the following release spec:
|
||
|
|
https://software.intel.com/sites/default/files/managed/c5/15/\
|
||
|
|
architecture-instruction-set-extensions-programming-reference.pdf
|
||
|
|
|
||
|
|
Signed-off-by: Cathy Zhang <cathy.zhang@intel.com>
|
||
|
|
Message-Id: <1586760758-13638-1-git-send-email-cathy.zhang@intel.com>
|
||
|
|
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
||
|
|
(cherry picked from commit 353f98c9ad52ff4b8cfe553c90be04f747a14c98)
|
||
|
|
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
||
|
|
---
|
||
|
|
target/i386/cpu.c | 2 +-
|
||
|
|
target/i386/cpu.h | 2 ++
|
||
|
|
2 files changed, 3 insertions(+), 1 deletion(-)
|
||
|
|
|
||
|
|
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
||
|
|
index ff39fc9905..67dab94aa5 100644
|
||
|
|
--- a/target/i386/cpu.c
|
||
|
|
+++ b/target/i386/cpu.c
|
||
|
|
@@ -1078,7 +1078,7 @@ static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
|
||
|
|
.feat_names = {
|
||
|
|
NULL, NULL, "avx512-4vnniw", "avx512-4fmaps",
|
||
|
|
NULL, NULL, NULL, NULL,
|
||
|
|
- NULL, NULL, "md-clear", NULL,
|
||
|
|
+ "avx512-vp2intersect", NULL, "md-clear", NULL,
|
||
|
|
NULL, NULL, NULL, NULL,
|
||
|
|
NULL, NULL, NULL /* pconfig */, NULL,
|
||
|
|
NULL, NULL, NULL, NULL,
|
||
|
|
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
||
|
|
index f3da25cb8a..8e2e52ed31 100644
|
||
|
|
--- a/target/i386/cpu.h
|
||
|
|
+++ b/target/i386/cpu.h
|
||
|
|
@@ -770,6 +770,8 @@ typedef uint64_t FeatureWordArray[FEATURE_WORDS];
|
||
|
|
#define CPUID_7_0_EDX_AVX512_4VNNIW (1U << 2)
|
||
|
|
/* AVX512 Multiply Accumulation Single Precision */
|
||
|
|
#define CPUID_7_0_EDX_AVX512_4FMAPS (1U << 3)
|
||
|
|
+/* AVX512 Vector Pair Intersection to a Pair of Mask Registers */
|
||
|
|
+#define CPUID_7_0_EDX_AVX512_VP2INTERSECT (1U << 8)
|
||
|
|
/* Speculation Control */
|
||
|
|
#define CPUID_7_0_EDX_SPEC_CTRL (1U << 26)
|
||
|
|
/* Single Thread Indirect Branch Predictors */
|
||
|
|
--
|
||
|
|
2.27.0
|
||
|
|
|