27 lines
1.1 KiB
Diff
27 lines
1.1 KiB
Diff
|
commit 95f5089d4a57cd1e738be908c7a628cb7d0ce512
|
||
|
|
Author: Aurelien Jarno <aurelien@aurel32.net>
|
||
|
|
Date: Mon Oct 3 23:16:46 2022 +0200
|
||
|
|
|
||
|
|
x86: include BMI1 and BMI2 in x86-64-v3 level
|
||
|
|
|
||
|
|
The "System V Application Binary Interface AMD64 Architecture Processor
|
||
|
|
Supplement" mandates the BMI1 and BMI2 CPU features for the x86-64-v3
|
||
|
|
level.
|
||
|
|
|
||
|
|
Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
|
||
|
|
(cherry picked from commit b80f16adbd979831bf25ea491e1261e81885c2b6)
|
||
|
|
|
||
|
|
diff --git a/sysdeps/x86/get-isa-level.h b/sysdeps/x86/get-isa-level.h
|
||
|
|
index aa80f56ca635e54b..785c25a835edf004 100644
|
||
|
|
--- a/sysdeps/x86/get-isa-level.h
|
||
|
|
+++ b/sysdeps/x86/get-isa-level.h
|
||
|
|
@@ -47,6 +47,8 @@ get_isa_level (const struct cpu_features *cpu_features)
|
||
|
|
isa_level |= GNU_PROPERTY_X86_ISA_1_V2;
|
||
|
|
if (CPU_FEATURE_USABLE_P (cpu_features, AVX)
|
||
|
|
&& CPU_FEATURE_USABLE_P (cpu_features, AVX2)
|
||
|
|
+ && CPU_FEATURE_USABLE_P (cpu_features, BMI1)
|
||
|
|
+ && CPU_FEATURE_USABLE_P (cpu_features, BMI2)
|
||
|
|
&& CPU_FEATURE_USABLE_P (cpu_features, F16C)
|
||
|
|
&& CPU_FEATURE_USABLE_P (cpu_features, FMA)
|
||
|
|
&& CPU_FEATURE_USABLE_P (cpu_features, LZCNT)
|