2011-01-04 17:20:42 +00:00
|
|
|
From 56f8ec888c9e3fcd6d08b86b22572ed9277f9ee5 Mon Sep 17 00:00:00 2001
|
2010-10-26 08:31:54 +00:00
|
|
|
From: Peter Lemenkov <lemenkov@gmail.com>
|
|
|
|
Date: Sun, 17 Oct 2010 12:52:02 +0400
|
2011-01-04 17:20:42 +00:00
|
|
|
Subject: [PATCH 11/13] Add more comments (cosmetic change)
|
2010-10-26 08:31:54 +00:00
|
|
|
|
|
|
|
Signed-off-by: Peter Lemenkov <lemenkov@gmail.com>
|
|
|
|
---
|
|
|
|
hwaccess.h | 10 +++++++---
|
|
|
|
1 files changed, 7 insertions(+), 3 deletions(-)
|
|
|
|
|
|
|
|
diff --git a/hwaccess.h b/hwaccess.h
|
|
|
|
index 3326383..9fb078f 100644
|
|
|
|
--- a/hwaccess.h
|
|
|
|
+++ b/hwaccess.h
|
|
|
|
@@ -152,8 +152,10 @@ cpu_to_be(64)
|
|
|
|
#define le_to_cpu64 cpu_to_le64
|
|
|
|
|
|
|
|
#if HAVE_LIBPCI == 1
|
|
|
|
-#if defined (__i386__) || defined (__x86_64__)
|
|
|
|
|
|
|
|
+/* PCI port I/O is not yet implemented on PowerPC. */
|
|
|
|
+/* PCI port I/O is not yet implemented on MIPS. */
|
|
|
|
+#if defined (__i386__) || defined (__x86_64__)
|
|
|
|
|
|
|
|
#if (defined(__MACH__) && defined(__APPLE__))
|
|
|
|
#define __DARWIN__
|
|
|
|
@@ -273,7 +275,8 @@ static inline uint32_t inl(uint16_t port)
|
|
|
|
typedef struct { uint32_t hi, lo; } msr_t;
|
|
|
|
msr_t rdmsr(int addr);
|
|
|
|
int wrmsr(int addr, msr_t msr);
|
|
|
|
-#endif
|
|
|
|
+#endif /* !defined(__DARWIN__) && !defined(__FreeBSD__) && !defined(__DragonFly__) */
|
|
|
|
+
|
|
|
|
#if defined(__FreeBSD__) || defined(__DragonFly__)
|
|
|
|
/* FreeBSD already has conflicting definitions for wrmsr/rdmsr. */
|
|
|
|
#undef rdmsr
|
|
|
|
@@ -283,7 +286,8 @@ int wrmsr(int addr, msr_t msr);
|
|
|
|
typedef struct { uint32_t hi, lo; } msr_t;
|
|
|
|
msr_t freebsd_rdmsr(int addr);
|
|
|
|
int freebsd_wrmsr(int addr, msr_t msr);
|
|
|
|
-#endif
|
|
|
|
+#endif /* defined(__FreeBSD__) || defined(__DragonFly__) */
|
|
|
|
+
|
|
|
|
#if defined(__LIBPAYLOAD__)
|
|
|
|
#include <arch/io.h>
|
|
|
|
#include <arch/msr.h>
|
|
|
|
--
|
2011-01-04 17:20:42 +00:00
|
|
|
1.7.3.4
|
2010-10-26 08:31:54 +00:00
|
|
|
|