2024-06-28 06:36:11 +00:00
|
|
|
From d521976e1641c242c86d0495647f200694f6ba44 Mon Sep 17 00:00:00 2001
|
2024-04-02 08:22:40 +00:00
|
|
|
From: Gerd Hoffmann <kraxel@redhat.com>
|
|
|
|
|
Date: Tue, 30 Jan 2024 14:04:39 +0100
|
|
|
|
|
Subject: [PATCH] MdePkg/ArchitecturalMsr.h: add #defines for MTRR cache types
|
|
|
|
|
|
|
|
|
|
RH-Author: Gerd Hoffmann <None>
|
|
|
|
|
RH-MergeRequest: 55: OvmfPkg/Sec: Setup MTRR early in the boot process.
|
|
|
|
|
RH-Jira: RHEL-21704
|
|
|
|
|
RH-Acked-by: Laszlo Ersek <lersek@redhat.com>
|
|
|
|
|
RH-Commit: [2/4] a568bc2793d677462a2971aae9566a9bbc64b063 (kraxel.rh/centos-src-edk2)
|
|
|
|
|
|
|
|
|
|
Reviewed-by: Michael D Kinney <michael.d.kinney@intel.com>
|
|
|
|
|
Reviewed-by: Laszlo Ersek <lersek@redhat.com>
|
|
|
|
|
Signed-off-by: Gerd Hoffmann <kraxel@redhat.com>
|
|
|
|
|
Message-ID: <20240130130441.772484-3-kraxel@redhat.com>
|
|
|
|
|
|
|
|
|
|
patch_name: edk2-MdePkg-ArchitecturalMsr.h-add-defines-for-MTRR-cache.patch
|
|
|
|
|
present_in_specfile: true
|
|
|
|
|
location_in_specfile: 50
|
|
|
|
|
---
|
|
|
|
|
MdePkg/Include/Register/Intel/ArchitecturalMsr.h | 7 +++++++
|
|
|
|
|
1 file changed, 7 insertions(+)
|
|
|
|
|
|
|
|
|
|
diff --git a/MdePkg/Include/Register/Intel/ArchitecturalMsr.h b/MdePkg/Include/Register/Intel/ArchitecturalMsr.h
|
|
|
|
|
index 756e7c86ec..08ba949cf7 100644
|
|
|
|
|
--- a/MdePkg/Include/Register/Intel/ArchitecturalMsr.h
|
|
|
|
|
+++ b/MdePkg/Include/Register/Intel/ArchitecturalMsr.h
|
|
|
|
|
@@ -2103,6 +2103,13 @@ typedef union {
|
|
|
|
|
#define MSR_IA32_MTRR_PHYSBASE9 0x00000212
|
|
|
|
|
/// @}
|
|
|
|
|
|
|
|
|
|
+#define MSR_IA32_MTRR_CACHE_UNCACHEABLE 0
|
|
|
|
|
+#define MSR_IA32_MTRR_CACHE_WRITE_COMBINING 1
|
|
|
|
|
+#define MSR_IA32_MTRR_CACHE_WRITE_THROUGH 4
|
|
|
|
|
+#define MSR_IA32_MTRR_CACHE_WRITE_PROTECTED 5
|
|
|
|
|
+#define MSR_IA32_MTRR_CACHE_WRITE_BACK 6
|
|
|
|
|
+#define MSR_IA32_MTRR_CACHE_INVALID_TYPE 7
|
|
|
|
|
+
|
|
|
|
|
/**
|
|
|
|
|
MSR information returned for MSR indexes #MSR_IA32_MTRR_PHYSBASE0 to
|
|
|
|
|
#MSR_IA32_MTRR_PHYSBASE9
|
