forked from rpms/glibc
668eaab0c7
* Fri Jul 22 2022 Arjun Shankar <arjun@redhat.com> - 2.34-40
- Sync with upstream branch release/2.34/master,
commit b2f32e746492615a6eb3e66fac1e766e32e8deb1:
- malloc: Simplify implementation of __malloc_assert
- Update syscall-names.list for Linux 5.18
- x86: Add missing IS_IN (libc) check to strncmp-sse4_2.S
- x86: Move mem{p}{mov|cpy}_{chk_}erms to its own file
- x86: Move and slightly improve memset_erms
- x86: Add definition for __wmemset_chk AVX2 RTM in ifunc impl list
- x86: Put wcs{n}len-sse4.1 in the sse4.1 text section
- x86: Align entry for memrchr to 64-bytes.
- x86: Add BMI1/BMI2 checks for ISA_V3 check
- x86: Cleanup bounds checking in large memcpy case
- x86: Add bounds `x86_non_temporal_threshold`
- x86: Add sse42 implementation to strcmp's ifunc
- x86: Fix misordered logic for setting `rep_movsb_stop_threshold`
- x86: Align varshift table to 32-bytes
- x86: ZERO_UPPER_VEC_REGISTERS_RETURN_XTEST expect no transactions
- x86: Shrink code size of memchr-evex.S
- x86: Shrink code size of memchr-avx2.S
- x86: Optimize memrchr-avx2.S
- x86: Optimize memrchr-evex.S
- x86: Optimize memrchr-sse2.S
- x86: Add COND_VZEROUPPER that can replace vzeroupper if no `ret`
- x86: Create header for VEC classes in x86 strings library
- x86_64: Add strstr function with 512-bit EVEX
- x86-64: Ignore r_addend for R_X86_64_GLOB_DAT/R_X86_64_JUMP_SLOT
- x86_64: Implement evex512 version of strlen, strnlen, wcslen and wcsnlen
- x86_64: Remove bzero optimization
- x86_64: Remove end of line trailing spaces
- nptl: Fix ___pthread_unregister_cancel_restore asynchronous restore
- linux: Fix mq_timereceive check for 32 bit fallback code (BZ 29304)
Resolves: #2109505
28 lines
993 B
Diff
28 lines
993 B
Diff
commit c51d8d383cfb92142b86d8d1822159f3bea10d16
|
|
Author: Noah Goldstein <goldstein.w.n@gmail.com>
|
|
Date: Thu Jun 16 15:01:08 2022 -0700
|
|
|
|
x86: Add BMI1/BMI2 checks for ISA_V3 check
|
|
|
|
BMI1/BMI2 are part of the ISA V3 requirements:
|
|
https://en.wikipedia.org/wiki/X86-64
|
|
|
|
And defined by GCC when building with `-march=x86-64-v3`
|
|
|
|
(cherry picked from commit 8da9f346cb2051844348785b8a932ec44489e0b7)
|
|
|
|
diff --git a/sysdeps/x86/isa-level.c b/sysdeps/x86/isa-level.c
|
|
index 49ef4aa6122072cf..07815381122c94c3 100644
|
|
--- a/sysdeps/x86/isa-level.c
|
|
+++ b/sysdeps/x86/isa-level.c
|
|
@@ -47,7 +47,8 @@
|
|
# endif
|
|
|
|
# if ISA_V2 && defined __AVX__ && defined __AVX2__ && defined __F16C__ \
|
|
- && defined __FMA__ && defined __LZCNT__ && defined HAVE_X86_MOVBE
|
|
+ && defined __FMA__ && defined __LZCNT__ && defined HAVE_X86_MOVBE \
|
|
+ && defined __BMI__ && defined __BMI2__
|
|
/* NB: ISAs in x86-64 ISA level v3 are used. */
|
|
# define ISA_V3 GNU_PROPERTY_X86_ISA_1_V3
|
|
# else
|