102 lines
		
	
	
		
			2.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			102 lines
		
	
	
		
			2.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0
 | |
| /*
 | |
|  *  Copyright (C) 1993 Hamish Macdonald
 | |
|  *  Copyright (C) 1999 D. Jeff Dionne
 | |
|  *  Copyright (C) 2001 Georges Menie, Ken Desmet
 | |
|  *
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file COPYING in the main directory of this archive
 | |
|  * for more details.
 | |
|  */
 | |
| #include <linux/init.h>
 | |
| #include <asm/machdep.h>
 | |
| #include <asm/MC68VZ328.h>
 | |
| #include "screen.h"
 | |
| 
 | |
| /***************************************************************************/
 | |
| /*                        Init Drangon Engine hardware                     */
 | |
| /***************************************************************************/
 | |
| 
 | |
| static void dragen2_reset(void)
 | |
| {
 | |
| 	local_irq_disable();
 | |
| 
 | |
| #ifdef CONFIG_INIT_LCD
 | |
| 	PBDATA |= 0x20;				/* disable CCFL light */
 | |
| 	PKDATA |= 0x4;				/* disable LCD controller */
 | |
| 	LCKCON = 0;
 | |
| #endif
 | |
| 
 | |
| 	__asm__ __volatile__(
 | |
| 		"reset\n\t"
 | |
| 		"moveal #0x04000000, %a0\n\t"
 | |
| 		"moveal 0(%a0), %sp\n\t"
 | |
| 		"moveal 4(%a0), %a0\n\t"
 | |
| 		"jmp (%a0)"
 | |
| 	);
 | |
| }
 | |
| 
 | |
| void __init init_dragen2(char *command, int size)
 | |
| {
 | |
| 	mach_reset = dragen2_reset;
 | |
| 
 | |
| #ifdef CONFIG_DIRECT_IO_ACCESS
 | |
| 	SCR = 0x10;					/* allow user access to internal registers */
 | |
| #endif
 | |
| 
 | |
| 	/* CSGB Init */
 | |
| 	CSGBB = 0x4000;
 | |
| 	CSB = 0x1a1;
 | |
| 
 | |
| 	/* CS8900 init */
 | |
| 	/* PK3: hardware sleep function pin, active low */
 | |
| 	PKSEL |= PK(3);				/* select pin as I/O */
 | |
| 	PKDIR |= PK(3);				/* select pin as output */
 | |
| 	PKDATA |= PK(3);			/* set pin high */
 | |
| 
 | |
| 	/* PF5: hardware reset function pin, active high */
 | |
| 	PFSEL |= PF(5);				/* select pin as I/O */
 | |
| 	PFDIR |= PF(5);				/* select pin as output */
 | |
| 	PFDATA &= ~PF(5);			/* set pin low */
 | |
| 
 | |
| 	/* cs8900 hardware reset */
 | |
| 	PFDATA |= PF(5);
 | |
| 	{ int i; for (i = 0; i < 32000; ++i); }
 | |
| 	PFDATA &= ~PF(5);
 | |
| 
 | |
| 	/* INT1 enable (cs8900 IRQ) */
 | |
| 	PDPOL &= ~PD(1);			/* active high signal */
 | |
| 	PDIQEG &= ~PD(1);
 | |
| 	PDIRQEN |= PD(1);			/* IRQ enabled */
 | |
| 
 | |
| #ifdef CONFIG_INIT_LCD
 | |
| 	/* initialize LCD controller */
 | |
| 	LSSA = (long) screen_bits;
 | |
| 	LVPW = 0x14;
 | |
| 	LXMAX = 0x140;
 | |
| 	LYMAX = 0xef;
 | |
| 	LRRA = 0;
 | |
| 	LPXCD = 3;
 | |
| 	LPICF = 0x08;
 | |
| 	LPOLCF = 0;
 | |
| 	LCKCON = 0x80;
 | |
| 	PCPDEN = 0xff;
 | |
| 	PCSEL = 0;
 | |
| 
 | |
| 	/* Enable LCD controller */
 | |
| 	PKDIR |= 0x4;
 | |
| 	PKSEL |= 0x4;
 | |
| 	PKDATA &= ~0x4;
 | |
| 
 | |
| 	/* Enable CCFL backlighting circuit */
 | |
| 	PBDIR |= 0x20;
 | |
| 	PBSEL |= 0x20;
 | |
| 	PBDATA &= ~0x20;
 | |
| 
 | |
| 	/* contrast control register */
 | |
| 	PFDIR |= 0x1;
 | |
| 	PFSEL &= ~0x1;
 | |
| 	PWMR = 0x037F;
 | |
| #endif
 | |
| }
 |