27 lines
		
	
	
		
			795 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			27 lines
		
	
	
		
			795 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| Qualcomm LPASS Clock Controller Binding
 | |
| -----------------------------------------------
 | |
| 
 | |
| Required properties :
 | |
| - compatible		: shall contain "qcom,sdm845-lpasscc"
 | |
| - #clock-cells		: from common clock binding, shall contain 1.
 | |
| - reg			: shall contain base register address and size,
 | |
| 			  in the order
 | |
| 			Index-0 maps to LPASS_CC register region
 | |
| 			Index-1 maps to LPASS_QDSP6SS register region
 | |
| 
 | |
| Optional properties :
 | |
| - reg-names	: register names of LPASS domain
 | |
| 		 "cc", "qdsp6ss".
 | |
| 
 | |
| Example:
 | |
| 
 | |
| The below node has to be defined in the cases where the LPASS peripheral loader
 | |
| would bring the subsystem out of reset.
 | |
| 
 | |
| 	lpasscc: clock-controller@17014000 {
 | |
| 		compatible = "qcom,sdm845-lpasscc";
 | |
| 		reg = <0x17014000 0x1f004>, <0x17300000 0x200>;
 | |
| 		reg-names = "cc", "qdsp6ss";
 | |
| 		#clock-cells = <1>;
 | |
| 	};
 |