63 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			63 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| * SPI (Serial Peripheral Interface)
 | |
| 
 | |
| Required properties:
 | |
| - cell-index : QE SPI subblock index.
 | |
| 		0: QE subblock SPI1
 | |
| 		1: QE subblock SPI2
 | |
| - compatible : should be "fsl,spi" or "aeroflexgaisler,spictrl".
 | |
| - mode : the SPI operation mode, it can be "cpu" or "cpu-qe".
 | |
| - reg : Offset and length of the register set for the device
 | |
| - interrupts : <a b> where a is the interrupt number and b is a
 | |
|   field that represents an encoding of the sense and level
 | |
|   information for the interrupt.  This should be encoded based on
 | |
|   the information in section 2) depending on the type of interrupt
 | |
|   controller you have.
 | |
| - clock-frequency : input clock frequency to non FSL_SOC cores
 | |
| 
 | |
| Optional properties:
 | |
| - cs-gpios : specifies the gpio pins to be used for chipselects.
 | |
|   The gpios will be referred to as reg = <index> in the SPI child nodes.
 | |
|   If unspecified, a single SPI device without a chip select can be used.
 | |
| - fsl,spisel_boot : for the MPC8306 and MPC8309, specifies that the
 | |
|   SPISEL_BOOT signal is used as chip select for a slave device. Use
 | |
|   reg = <number of gpios> in the corresponding child node, i.e. 0 if
 | |
|   the cs-gpios property is not present.
 | |
| 
 | |
| Example:
 | |
| 	spi@4c0 {
 | |
| 		cell-index = <0>;
 | |
| 		compatible = "fsl,spi";
 | |
| 		reg = <4c0 40>;
 | |
| 		interrupts = <82 0>;
 | |
| 		interrupt-parent = <700>;
 | |
| 		mode = "cpu";
 | |
| 		cs-gpios = <&gpio 18 1		// device reg=<0>
 | |
| 			    &gpio 19 1>;	// device reg=<1>
 | |
| 	};
 | |
| 
 | |
| 
 | |
| * eSPI (Enhanced Serial Peripheral Interface)
 | |
| 
 | |
| Required properties:
 | |
| - compatible : should be "fsl,mpc8536-espi".
 | |
| - reg : Offset and length of the register set for the device.
 | |
| - interrupts : should contain eSPI interrupt, the device has one interrupt.
 | |
| - fsl,espi-num-chipselects : the number of the chipselect signals.
 | |
| 
 | |
| Optional properties:
 | |
| - fsl,csbef: chip select assertion time in bits before frame starts
 | |
| - fsl,csaft: chip select negation time in bits after frame ends
 | |
| 
 | |
| Example:
 | |
| 	spi@110000 {
 | |
| 		#address-cells = <1>;
 | |
| 		#size-cells = <0>;
 | |
| 		compatible = "fsl,mpc8536-espi";
 | |
| 		reg = <0x110000 0x1000>;
 | |
| 		interrupts = <53 0x2>;
 | |
| 		interrupt-parent = <&mpic>;
 | |
| 		fsl,espi-num-chipselects = <4>;
 | |
| 		fsl,csbef = <1>;
 | |
| 		fsl,csaft = <1>;
 | |
| 	};
 |