112 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			112 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0-only */
 | |
| /*
 | |
|  * Copyright (c) 2015-2016 MediaTek Inc.
 | |
|  * Author: Honghui Zhang <honghui.zhang@mediatek.com>
 | |
|  */
 | |
| 
 | |
| #ifndef _MTK_IOMMU_H_
 | |
| #define _MTK_IOMMU_H_
 | |
| 
 | |
| #include <linux/clk.h>
 | |
| #include <linux/component.h>
 | |
| #include <linux/device.h>
 | |
| #include <linux/io.h>
 | |
| #include <linux/io-pgtable.h>
 | |
| #include <linux/iommu.h>
 | |
| #include <linux/list.h>
 | |
| #include <linux/spinlock.h>
 | |
| #include <linux/dma-mapping.h>
 | |
| #include <soc/mediatek/smi.h>
 | |
| #include <dt-bindings/memory/mtk-memory-port.h>
 | |
| 
 | |
| #define MTK_LARB_COM_MAX	8
 | |
| #define MTK_LARB_SUBCOM_MAX	4
 | |
| 
 | |
| #define MTK_IOMMU_GROUP_MAX	8
 | |
| 
 | |
| struct mtk_iommu_suspend_reg {
 | |
| 	union {
 | |
| 		u32			standard_axi_mode;/* v1 */
 | |
| 		u32			misc_ctrl;/* v2 */
 | |
| 	};
 | |
| 	u32				dcm_dis;
 | |
| 	u32				ctrl_reg;
 | |
| 	u32				int_control0;
 | |
| 	u32				int_main_control;
 | |
| 	u32				ivrp_paddr;
 | |
| 	u32				vld_pa_rng;
 | |
| 	u32				wr_len_ctrl;
 | |
| };
 | |
| 
 | |
| enum mtk_iommu_plat {
 | |
| 	M4U_MT2701,
 | |
| 	M4U_MT2712,
 | |
| 	M4U_MT6779,
 | |
| 	M4U_MT8167,
 | |
| 	M4U_MT8173,
 | |
| 	M4U_MT8183,
 | |
| 	M4U_MT8192,
 | |
| };
 | |
| 
 | |
| struct mtk_iommu_iova_region;
 | |
| 
 | |
| struct mtk_iommu_plat_data {
 | |
| 	enum mtk_iommu_plat m4u_plat;
 | |
| 	u32                 flags;
 | |
| 	u32                 inv_sel_reg;
 | |
| 
 | |
| 	unsigned int				iova_region_nr;
 | |
| 	const struct mtk_iommu_iova_region	*iova_region;
 | |
| 	unsigned char       larbid_remap[MTK_LARB_COM_MAX][MTK_LARB_SUBCOM_MAX];
 | |
| };
 | |
| 
 | |
| struct mtk_iommu_domain;
 | |
| 
 | |
| struct mtk_iommu_data {
 | |
| 	void __iomem			*base;
 | |
| 	int				irq;
 | |
| 	struct device			*dev;
 | |
| 	struct clk			*bclk;
 | |
| 	phys_addr_t			protect_base; /* protect memory base */
 | |
| 	struct mtk_iommu_suspend_reg	reg;
 | |
| 	struct mtk_iommu_domain		*m4u_dom;
 | |
| 	struct iommu_group		*m4u_group[MTK_IOMMU_GROUP_MAX];
 | |
| 	bool                            enable_4GB;
 | |
| 	spinlock_t			tlb_lock; /* lock for tlb range flush */
 | |
| 
 | |
| 	struct iommu_device		iommu;
 | |
| 	const struct mtk_iommu_plat_data *plat_data;
 | |
| 	struct device			*smicomm_dev;
 | |
| 
 | |
| 	struct dma_iommu_mapping	*mapping; /* For mtk_iommu_v1.c */
 | |
| 
 | |
| 	struct list_head		list;
 | |
| 	struct mtk_smi_larb_iommu	larb_imu[MTK_LARB_NR_MAX];
 | |
| };
 | |
| 
 | |
| static inline int compare_of(struct device *dev, void *data)
 | |
| {
 | |
| 	return dev->of_node == data;
 | |
| }
 | |
| 
 | |
| static inline void release_of(struct device *dev, void *data)
 | |
| {
 | |
| 	of_node_put(data);
 | |
| }
 | |
| 
 | |
| static inline int mtk_iommu_bind(struct device *dev)
 | |
| {
 | |
| 	struct mtk_iommu_data *data = dev_get_drvdata(dev);
 | |
| 
 | |
| 	return component_bind_all(dev, &data->larb_imu);
 | |
| }
 | |
| 
 | |
| static inline void mtk_iommu_unbind(struct device *dev)
 | |
| {
 | |
| 	struct mtk_iommu_data *data = dev_get_drvdata(dev);
 | |
| 
 | |
| 	component_unbind_all(dev, &data->larb_imu);
 | |
| }
 | |
| 
 | |
| #endif
 |