547 lines
18 KiB
C
547 lines
18 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0 */
|
|
/* Copyright (c) 2015-2018 Mellanox Technologies. All rights reserved */
|
|
|
|
#ifndef _MLXSW_CORE_H
|
|
#define _MLXSW_CORE_H
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/device.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/gfp.h>
|
|
#include <linux/types.h>
|
|
#include <linux/skbuff.h>
|
|
#include <linux/workqueue.h>
|
|
#include <linux/net_namespace.h>
|
|
#include <net/devlink.h>
|
|
|
|
#include "trap.h"
|
|
#include "reg.h"
|
|
#include "cmd.h"
|
|
#include "resources.h"
|
|
|
|
enum mlxsw_core_resource_id {
|
|
MLXSW_CORE_RESOURCE_PORTS = 1,
|
|
MLXSW_CORE_RESOURCE_MAX,
|
|
};
|
|
|
|
struct mlxsw_core;
|
|
struct mlxsw_core_port;
|
|
struct mlxsw_driver;
|
|
struct mlxsw_bus;
|
|
struct mlxsw_bus_info;
|
|
struct mlxsw_fw_rev;
|
|
|
|
unsigned int mlxsw_core_max_ports(const struct mlxsw_core *mlxsw_core);
|
|
|
|
void *mlxsw_core_driver_priv(struct mlxsw_core *mlxsw_core);
|
|
|
|
bool mlxsw_core_res_query_enabled(const struct mlxsw_core *mlxsw_core);
|
|
|
|
bool mlxsw_core_temp_warn_enabled(const struct mlxsw_core *mlxsw_core);
|
|
|
|
bool
|
|
mlxsw_core_fw_rev_minor_subminor_validate(const struct mlxsw_fw_rev *rev,
|
|
const struct mlxsw_fw_rev *req_rev);
|
|
|
|
int mlxsw_core_driver_register(struct mlxsw_driver *mlxsw_driver);
|
|
void mlxsw_core_driver_unregister(struct mlxsw_driver *mlxsw_driver);
|
|
|
|
int mlxsw_core_bus_device_register(const struct mlxsw_bus_info *mlxsw_bus_info,
|
|
const struct mlxsw_bus *mlxsw_bus,
|
|
void *bus_priv, bool reload,
|
|
struct devlink *devlink,
|
|
struct netlink_ext_ack *extack);
|
|
void mlxsw_core_bus_device_unregister(struct mlxsw_core *mlxsw_core, bool reload);
|
|
|
|
struct mlxsw_tx_info {
|
|
u8 local_port;
|
|
bool is_emad;
|
|
};
|
|
|
|
struct mlxsw_rx_md_info {
|
|
u32 cookie_index;
|
|
u32 latency;
|
|
u32 tx_congestion;
|
|
union {
|
|
/* Valid when 'tx_port_valid' is set. */
|
|
u16 tx_sys_port;
|
|
u16 tx_lag_id;
|
|
};
|
|
u8 tx_lag_port_index; /* Valid when 'tx_port_is_lag' is set. */
|
|
u8 tx_tc;
|
|
u8 latency_valid:1,
|
|
tx_congestion_valid:1,
|
|
tx_tc_valid:1,
|
|
tx_port_valid:1,
|
|
tx_port_is_lag:1,
|
|
unused:3;
|
|
};
|
|
|
|
bool mlxsw_core_skb_transmit_busy(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_tx_info *tx_info);
|
|
int mlxsw_core_skb_transmit(struct mlxsw_core *mlxsw_core, struct sk_buff *skb,
|
|
const struct mlxsw_tx_info *tx_info);
|
|
void mlxsw_core_ptp_transmitted(struct mlxsw_core *mlxsw_core,
|
|
struct sk_buff *skb, u8 local_port);
|
|
|
|
struct mlxsw_rx_listener {
|
|
void (*func)(struct sk_buff *skb, u8 local_port, void *priv);
|
|
u8 local_port;
|
|
u8 mirror_reason;
|
|
u16 trap_id;
|
|
};
|
|
|
|
struct mlxsw_event_listener {
|
|
void (*func)(const struct mlxsw_reg_info *reg,
|
|
char *payload, void *priv);
|
|
enum mlxsw_event_trap_id trap_id;
|
|
};
|
|
|
|
struct mlxsw_listener {
|
|
u16 trap_id;
|
|
union {
|
|
struct mlxsw_rx_listener rx_listener;
|
|
struct mlxsw_event_listener event_listener;
|
|
};
|
|
enum mlxsw_reg_hpkt_action en_action; /* Action when enabled */
|
|
enum mlxsw_reg_hpkt_action dis_action; /* Action when disabled */
|
|
u8 en_trap_group; /* Trap group when enabled */
|
|
u8 dis_trap_group; /* Trap group when disabled */
|
|
u8 is_ctrl:1, /* should go via control buffer or not */
|
|
is_event:1,
|
|
enabled_on_register:1; /* Trap should be enabled when listener
|
|
* is registered.
|
|
*/
|
|
};
|
|
|
|
#define __MLXSW_RXL(_func, _trap_id, _en_action, _is_ctrl, _en_trap_group, \
|
|
_dis_action, _enabled_on_register, _dis_trap_group, \
|
|
_mirror_reason) \
|
|
{ \
|
|
.trap_id = MLXSW_TRAP_ID_##_trap_id, \
|
|
.rx_listener = \
|
|
{ \
|
|
.func = _func, \
|
|
.local_port = MLXSW_PORT_DONT_CARE, \
|
|
.mirror_reason = _mirror_reason, \
|
|
.trap_id = MLXSW_TRAP_ID_##_trap_id, \
|
|
}, \
|
|
.en_action = MLXSW_REG_HPKT_ACTION_##_en_action, \
|
|
.dis_action = MLXSW_REG_HPKT_ACTION_##_dis_action, \
|
|
.en_trap_group = MLXSW_REG_HTGT_TRAP_GROUP_##_en_trap_group, \
|
|
.dis_trap_group = MLXSW_REG_HTGT_TRAP_GROUP_##_dis_trap_group, \
|
|
.is_ctrl = _is_ctrl, \
|
|
.enabled_on_register = _enabled_on_register, \
|
|
}
|
|
|
|
#define MLXSW_RXL(_func, _trap_id, _en_action, _is_ctrl, _trap_group, \
|
|
_dis_action) \
|
|
__MLXSW_RXL(_func, _trap_id, _en_action, _is_ctrl, _trap_group, \
|
|
_dis_action, true, _trap_group, 0)
|
|
|
|
#define MLXSW_RXL_DIS(_func, _trap_id, _en_action, _is_ctrl, _en_trap_group, \
|
|
_dis_action, _dis_trap_group) \
|
|
__MLXSW_RXL(_func, _trap_id, _en_action, _is_ctrl, _en_trap_group, \
|
|
_dis_action, false, _dis_trap_group, 0)
|
|
|
|
#define MLXSW_RXL_MIRROR(_func, _session_id, _trap_group, _mirror_reason) \
|
|
__MLXSW_RXL(_func, MIRROR_SESSION##_session_id, TRAP_TO_CPU, false, \
|
|
_trap_group, TRAP_TO_CPU, true, _trap_group, \
|
|
_mirror_reason)
|
|
|
|
#define MLXSW_EVENTL(_func, _trap_id, _trap_group) \
|
|
{ \
|
|
.trap_id = MLXSW_TRAP_ID_##_trap_id, \
|
|
.event_listener = \
|
|
{ \
|
|
.func = _func, \
|
|
.trap_id = MLXSW_TRAP_ID_##_trap_id, \
|
|
}, \
|
|
.en_action = MLXSW_REG_HPKT_ACTION_TRAP_TO_CPU, \
|
|
.en_trap_group = MLXSW_REG_HTGT_TRAP_GROUP_##_trap_group, \
|
|
.is_event = true, \
|
|
.enabled_on_register = true, \
|
|
}
|
|
|
|
int mlxsw_core_rx_listener_register(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_rx_listener *rxl,
|
|
void *priv, bool enabled);
|
|
void mlxsw_core_rx_listener_unregister(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_rx_listener *rxl);
|
|
|
|
int mlxsw_core_event_listener_register(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_event_listener *el,
|
|
void *priv);
|
|
void mlxsw_core_event_listener_unregister(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_event_listener *el);
|
|
|
|
int mlxsw_core_trap_register(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_listener *listener,
|
|
void *priv);
|
|
void mlxsw_core_trap_unregister(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_listener *listener,
|
|
void *priv);
|
|
int mlxsw_core_trap_state_set(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_listener *listener,
|
|
bool enabled);
|
|
|
|
typedef void mlxsw_reg_trans_cb_t(struct mlxsw_core *mlxsw_core, char *payload,
|
|
size_t payload_len, unsigned long cb_priv);
|
|
|
|
int mlxsw_reg_trans_query(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_reg_info *reg, char *payload,
|
|
struct list_head *bulk_list,
|
|
mlxsw_reg_trans_cb_t *cb, unsigned long cb_priv);
|
|
int mlxsw_reg_trans_write(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_reg_info *reg, char *payload,
|
|
struct list_head *bulk_list,
|
|
mlxsw_reg_trans_cb_t *cb, unsigned long cb_priv);
|
|
int mlxsw_reg_trans_bulk_wait(struct list_head *bulk_list);
|
|
|
|
int mlxsw_reg_query(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_reg_info *reg, char *payload);
|
|
int mlxsw_reg_write(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_reg_info *reg, char *payload);
|
|
|
|
struct mlxsw_rx_info {
|
|
bool is_lag;
|
|
union {
|
|
u16 sys_port;
|
|
u16 lag_id;
|
|
} u;
|
|
u8 lag_port_index;
|
|
u8 mirror_reason;
|
|
int trap_id;
|
|
};
|
|
|
|
void mlxsw_core_skb_receive(struct mlxsw_core *mlxsw_core, struct sk_buff *skb,
|
|
struct mlxsw_rx_info *rx_info);
|
|
|
|
void mlxsw_core_lag_mapping_set(struct mlxsw_core *mlxsw_core,
|
|
u16 lag_id, u8 port_index, u8 local_port);
|
|
u8 mlxsw_core_lag_mapping_get(struct mlxsw_core *mlxsw_core,
|
|
u16 lag_id, u8 port_index);
|
|
void mlxsw_core_lag_mapping_clear(struct mlxsw_core *mlxsw_core,
|
|
u16 lag_id, u8 local_port);
|
|
|
|
void *mlxsw_core_port_driver_priv(struct mlxsw_core_port *mlxsw_core_port);
|
|
int mlxsw_core_port_init(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
u32 port_number, bool split, u32 split_port_subnumber,
|
|
bool splittable, u32 lanes,
|
|
const unsigned char *switch_id,
|
|
unsigned char switch_id_len);
|
|
void mlxsw_core_port_fini(struct mlxsw_core *mlxsw_core, u8 local_port);
|
|
int mlxsw_core_cpu_port_init(struct mlxsw_core *mlxsw_core,
|
|
void *port_driver_priv,
|
|
const unsigned char *switch_id,
|
|
unsigned char switch_id_len);
|
|
void mlxsw_core_cpu_port_fini(struct mlxsw_core *mlxsw_core);
|
|
void mlxsw_core_port_eth_set(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
void *port_driver_priv, struct net_device *dev);
|
|
void mlxsw_core_port_ib_set(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
void *port_driver_priv);
|
|
void mlxsw_core_port_clear(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
void *port_driver_priv);
|
|
enum devlink_port_type mlxsw_core_port_type_get(struct mlxsw_core *mlxsw_core,
|
|
u8 local_port);
|
|
struct devlink_port *
|
|
mlxsw_core_port_devlink_port_get(struct mlxsw_core *mlxsw_core,
|
|
u8 local_port);
|
|
bool mlxsw_core_port_is_xm(const struct mlxsw_core *mlxsw_core, u8 local_port);
|
|
struct mlxsw_env *mlxsw_core_env(const struct mlxsw_core *mlxsw_core);
|
|
bool mlxsw_core_is_initialized(const struct mlxsw_core *mlxsw_core);
|
|
|
|
int mlxsw_core_schedule_dw(struct delayed_work *dwork, unsigned long delay);
|
|
bool mlxsw_core_schedule_work(struct work_struct *work);
|
|
void mlxsw_core_flush_owq(void);
|
|
int mlxsw_core_resources_query(struct mlxsw_core *mlxsw_core, char *mbox,
|
|
struct mlxsw_res *res);
|
|
|
|
#define MLXSW_CONFIG_PROFILE_SWID_COUNT 8
|
|
|
|
struct mlxsw_swid_config {
|
|
u8 used_type:1,
|
|
used_properties:1;
|
|
u8 type;
|
|
u8 properties;
|
|
};
|
|
|
|
struct mlxsw_config_profile {
|
|
u16 used_max_vepa_channels:1,
|
|
used_max_mid:1,
|
|
used_max_pgt:1,
|
|
used_max_system_port:1,
|
|
used_max_vlan_groups:1,
|
|
used_max_regions:1,
|
|
used_flood_tables:1,
|
|
used_flood_mode:1,
|
|
used_max_ib_mc:1,
|
|
used_max_pkey:1,
|
|
used_ar_sec:1,
|
|
used_adaptive_routing_group_cap:1,
|
|
used_kvd_sizes:1,
|
|
used_kvh_xlt_cache_mode:1;
|
|
u8 max_vepa_channels;
|
|
u16 max_mid;
|
|
u16 max_pgt;
|
|
u16 max_system_port;
|
|
u16 max_vlan_groups;
|
|
u16 max_regions;
|
|
u8 max_flood_tables;
|
|
u8 max_vid_flood_tables;
|
|
u8 flood_mode;
|
|
u8 max_fid_offset_flood_tables;
|
|
u16 fid_offset_flood_table_size;
|
|
u8 max_fid_flood_tables;
|
|
u16 fid_flood_table_size;
|
|
u16 max_ib_mc;
|
|
u16 max_pkey;
|
|
u8 ar_sec;
|
|
u16 adaptive_routing_group_cap;
|
|
u8 arn;
|
|
u32 kvd_linear_size;
|
|
u8 kvd_hash_single_parts;
|
|
u8 kvd_hash_double_parts;
|
|
u8 kvh_xlt_cache_mode;
|
|
struct mlxsw_swid_config swid_config[MLXSW_CONFIG_PROFILE_SWID_COUNT];
|
|
};
|
|
|
|
struct mlxsw_driver {
|
|
struct list_head list;
|
|
const char *kind;
|
|
size_t priv_size;
|
|
const struct mlxsw_fw_rev *fw_req_rev;
|
|
const char *fw_filename;
|
|
int (*init)(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_bus_info *mlxsw_bus_info,
|
|
struct netlink_ext_ack *extack);
|
|
void (*fini)(struct mlxsw_core *mlxsw_core);
|
|
int (*basic_trap_groups_set)(struct mlxsw_core *mlxsw_core);
|
|
int (*port_type_set)(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
enum devlink_port_type new_type);
|
|
int (*port_split)(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
unsigned int count, struct netlink_ext_ack *extack);
|
|
int (*port_unsplit)(struct mlxsw_core *mlxsw_core, u8 local_port,
|
|
struct netlink_ext_ack *extack);
|
|
int (*sb_pool_get)(struct mlxsw_core *mlxsw_core,
|
|
unsigned int sb_index, u16 pool_index,
|
|
struct devlink_sb_pool_info *pool_info);
|
|
int (*sb_pool_set)(struct mlxsw_core *mlxsw_core,
|
|
unsigned int sb_index, u16 pool_index, u32 size,
|
|
enum devlink_sb_threshold_type threshold_type,
|
|
struct netlink_ext_ack *extack);
|
|
int (*sb_port_pool_get)(struct mlxsw_core_port *mlxsw_core_port,
|
|
unsigned int sb_index, u16 pool_index,
|
|
u32 *p_threshold);
|
|
int (*sb_port_pool_set)(struct mlxsw_core_port *mlxsw_core_port,
|
|
unsigned int sb_index, u16 pool_index,
|
|
u32 threshold, struct netlink_ext_ack *extack);
|
|
int (*sb_tc_pool_bind_get)(struct mlxsw_core_port *mlxsw_core_port,
|
|
unsigned int sb_index, u16 tc_index,
|
|
enum devlink_sb_pool_type pool_type,
|
|
u16 *p_pool_index, u32 *p_threshold);
|
|
int (*sb_tc_pool_bind_set)(struct mlxsw_core_port *mlxsw_core_port,
|
|
unsigned int sb_index, u16 tc_index,
|
|
enum devlink_sb_pool_type pool_type,
|
|
u16 pool_index, u32 threshold,
|
|
struct netlink_ext_ack *extack);
|
|
int (*sb_occ_snapshot)(struct mlxsw_core *mlxsw_core,
|
|
unsigned int sb_index);
|
|
int (*sb_occ_max_clear)(struct mlxsw_core *mlxsw_core,
|
|
unsigned int sb_index);
|
|
int (*sb_occ_port_pool_get)(struct mlxsw_core_port *mlxsw_core_port,
|
|
unsigned int sb_index, u16 pool_index,
|
|
u32 *p_cur, u32 *p_max);
|
|
int (*sb_occ_tc_port_bind_get)(struct mlxsw_core_port *mlxsw_core_port,
|
|
unsigned int sb_index, u16 tc_index,
|
|
enum devlink_sb_pool_type pool_type,
|
|
u32 *p_cur, u32 *p_max);
|
|
int (*trap_init)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap *trap, void *trap_ctx);
|
|
void (*trap_fini)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap *trap, void *trap_ctx);
|
|
int (*trap_action_set)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap *trap,
|
|
enum devlink_trap_action action,
|
|
struct netlink_ext_ack *extack);
|
|
int (*trap_group_init)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap_group *group);
|
|
int (*trap_group_set)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap_group *group,
|
|
const struct devlink_trap_policer *policer,
|
|
struct netlink_ext_ack *extack);
|
|
int (*trap_policer_init)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap_policer *policer);
|
|
void (*trap_policer_fini)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap_policer *policer);
|
|
int (*trap_policer_set)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap_policer *policer,
|
|
u64 rate, u64 burst,
|
|
struct netlink_ext_ack *extack);
|
|
int (*trap_policer_counter_get)(struct mlxsw_core *mlxsw_core,
|
|
const struct devlink_trap_policer *policer,
|
|
u64 *p_drops);
|
|
void (*txhdr_construct)(struct sk_buff *skb,
|
|
const struct mlxsw_tx_info *tx_info);
|
|
int (*resources_register)(struct mlxsw_core *mlxsw_core);
|
|
int (*kvd_sizes_get)(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_config_profile *profile,
|
|
u64 *p_single_size, u64 *p_double_size,
|
|
u64 *p_linear_size);
|
|
int (*params_register)(struct mlxsw_core *mlxsw_core);
|
|
void (*params_unregister)(struct mlxsw_core *mlxsw_core);
|
|
|
|
/* Notify a driver that a timestamped packet was transmitted. Driver
|
|
* is responsible for freeing the passed-in SKB.
|
|
*/
|
|
void (*ptp_transmitted)(struct mlxsw_core *mlxsw_core,
|
|
struct sk_buff *skb, u8 local_port);
|
|
|
|
u8 txhdr_len;
|
|
const struct mlxsw_config_profile *profile;
|
|
bool res_query_enabled;
|
|
bool fw_fatal_enabled;
|
|
bool temp_warn_enabled;
|
|
};
|
|
|
|
int mlxsw_core_kvd_sizes_get(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_config_profile *profile,
|
|
u64 *p_single_size, u64 *p_double_size,
|
|
u64 *p_linear_size);
|
|
|
|
u32 mlxsw_core_read_frc_h(struct mlxsw_core *mlxsw_core);
|
|
u32 mlxsw_core_read_frc_l(struct mlxsw_core *mlxsw_core);
|
|
|
|
void mlxsw_core_emad_string_tlv_enable(struct mlxsw_core *mlxsw_core);
|
|
|
|
bool mlxsw_core_res_valid(struct mlxsw_core *mlxsw_core,
|
|
enum mlxsw_res_id res_id);
|
|
|
|
#define MLXSW_CORE_RES_VALID(mlxsw_core, short_res_id) \
|
|
mlxsw_core_res_valid(mlxsw_core, MLXSW_RES_ID_##short_res_id)
|
|
|
|
u64 mlxsw_core_res_get(struct mlxsw_core *mlxsw_core,
|
|
enum mlxsw_res_id res_id);
|
|
|
|
#define MLXSW_CORE_RES_GET(mlxsw_core, short_res_id) \
|
|
mlxsw_core_res_get(mlxsw_core, MLXSW_RES_ID_##short_res_id)
|
|
|
|
static inline struct net *mlxsw_core_net(struct mlxsw_core *mlxsw_core)
|
|
{
|
|
return devlink_net(priv_to_devlink(mlxsw_core));
|
|
}
|
|
|
|
#define MLXSW_BUS_F_TXRX BIT(0)
|
|
#define MLXSW_BUS_F_RESET BIT(1)
|
|
|
|
struct mlxsw_bus {
|
|
const char *kind;
|
|
int (*init)(void *bus_priv, struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_config_profile *profile,
|
|
struct mlxsw_res *res);
|
|
void (*fini)(void *bus_priv);
|
|
bool (*skb_transmit_busy)(void *bus_priv,
|
|
const struct mlxsw_tx_info *tx_info);
|
|
int (*skb_transmit)(void *bus_priv, struct sk_buff *skb,
|
|
const struct mlxsw_tx_info *tx_info);
|
|
int (*cmd_exec)(void *bus_priv, u16 opcode, u8 opcode_mod,
|
|
u32 in_mod, bool out_mbox_direct,
|
|
char *in_mbox, size_t in_mbox_size,
|
|
char *out_mbox, size_t out_mbox_size,
|
|
u8 *p_status);
|
|
u32 (*read_frc_h)(void *bus_priv);
|
|
u32 (*read_frc_l)(void *bus_priv);
|
|
u8 features;
|
|
};
|
|
|
|
struct mlxsw_fw_rev {
|
|
u16 major;
|
|
u16 minor;
|
|
u16 subminor;
|
|
u16 can_reset_minor;
|
|
};
|
|
|
|
#define MLXSW_BUS_INFO_XM_LOCAL_PORTS_MAX 4
|
|
|
|
struct mlxsw_bus_info {
|
|
const char *device_kind;
|
|
const char *device_name;
|
|
struct device *dev;
|
|
struct mlxsw_fw_rev fw_rev;
|
|
u8 vsd[MLXSW_CMD_BOARDINFO_VSD_LEN];
|
|
u8 psid[MLXSW_CMD_BOARDINFO_PSID_LEN];
|
|
u8 low_frequency:1,
|
|
read_frc_capable:1,
|
|
xm_exists:1;
|
|
u8 xm_local_ports_count;
|
|
u8 xm_local_ports[MLXSW_BUS_INFO_XM_LOCAL_PORTS_MAX];
|
|
};
|
|
|
|
struct mlxsw_hwmon;
|
|
|
|
#ifdef CONFIG_MLXSW_CORE_HWMON
|
|
|
|
int mlxsw_hwmon_init(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_bus_info *mlxsw_bus_info,
|
|
struct mlxsw_hwmon **p_hwmon);
|
|
void mlxsw_hwmon_fini(struct mlxsw_hwmon *mlxsw_hwmon);
|
|
|
|
#else
|
|
|
|
static inline int mlxsw_hwmon_init(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_bus_info *mlxsw_bus_info,
|
|
struct mlxsw_hwmon **p_hwmon)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void mlxsw_hwmon_fini(struct mlxsw_hwmon *mlxsw_hwmon)
|
|
{
|
|
}
|
|
|
|
#endif
|
|
|
|
struct mlxsw_thermal;
|
|
|
|
#ifdef CONFIG_MLXSW_CORE_THERMAL
|
|
|
|
int mlxsw_thermal_init(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_bus_info *mlxsw_bus_info,
|
|
struct mlxsw_thermal **p_thermal);
|
|
void mlxsw_thermal_fini(struct mlxsw_thermal *thermal);
|
|
|
|
#else
|
|
|
|
static inline int mlxsw_thermal_init(struct mlxsw_core *mlxsw_core,
|
|
const struct mlxsw_bus_info *mlxsw_bus_info,
|
|
struct mlxsw_thermal **p_thermal)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void mlxsw_thermal_fini(struct mlxsw_thermal *thermal)
|
|
{
|
|
}
|
|
|
|
#endif
|
|
|
|
enum mlxsw_devlink_param_id {
|
|
MLXSW_DEVLINK_PARAM_ID_BASE = DEVLINK_PARAM_GENERIC_ID_MAX,
|
|
MLXSW_DEVLINK_PARAM_ID_ACL_REGION_REHASH_INTERVAL,
|
|
};
|
|
|
|
struct mlxsw_skb_cb {
|
|
union {
|
|
struct mlxsw_tx_info tx_info;
|
|
struct mlxsw_rx_md_info rx_md_info;
|
|
};
|
|
};
|
|
|
|
static inline struct mlxsw_skb_cb *mlxsw_skb_cb(struct sk_buff *skb)
|
|
{
|
|
BUILD_BUG_ON(sizeof(mlxsw_skb_cb) > sizeof(skb->cb));
|
|
return (struct mlxsw_skb_cb *) skb->cb;
|
|
}
|
|
|
|
#endif
|