| .. |
|
altera-passive-serial.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
altera-pr-ip.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
altera-socfpga-a10-fpga-mgr.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
altera-socfpga-fpga-mgr.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
altr,freeze-bridge-controller.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
altr,socfpga-fpga2sdram-bridge.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
altr,socfpga-hps2fpga-bridge.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
fpga-bridge.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
fpga-region.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
intel-stratix10-soc-fpga-mgr.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
lattice-ice40-fpga-mgr.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
lattice-machxo2-spi.txt
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
lattice,sysconfig.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
microchip,mpf-spi-fpga-mgr.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
xilinx-zynq-fpga-mgr.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
xlnx,fpga-selectmap.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
xlnx,fpga-slave-serial.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
xlnx,pr-decoupler.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
xlnx,versal-fpga.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
|
xlnx,zynqmp-pcap-fpga.yaml
|
Initial import of 6.12.0-55.20.1.el10_0
|
2025-07-14 21:26:21 +00:00 |
