555 lines
		
	
	
		
			12 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			555 lines
		
	
	
		
			12 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0+
 | |
| /*
 | |
|  * Copyright 2017~2018 NXP
 | |
|  */
 | |
| 
 | |
| /dts-v1/;
 | |
| 
 | |
| #include "imx8qxp.dtsi"
 | |
| #include <dt-bindings/usb/pd.h>
 | |
| 
 | |
| / {
 | |
| 	model = "Freescale i.MX8QXP MEK";
 | |
| 	compatible = "fsl,imx8qxp-mek", "fsl,imx8qxp";
 | |
| 
 | |
| 	chosen {
 | |
| 		stdout-path = &lpuart0;
 | |
| 	};
 | |
| 
 | |
| 	memory@80000000 {
 | |
| 		device_type = "memory";
 | |
| 		reg = <0x00000000 0x80000000 0 0x40000000>;
 | |
| 	};
 | |
| 
 | |
| 	reg_usdhc2_vmmc: usdhc2-vmmc {
 | |
| 		compatible = "regulator-fixed";
 | |
| 		regulator-name = "SD1_SPWR";
 | |
| 		regulator-min-microvolt = <3000000>;
 | |
| 		regulator-max-microvolt = <3000000>;
 | |
| 		gpio = <&lsio_gpio4 19 GPIO_ACTIVE_HIGH>;
 | |
| 		enable-active-high;
 | |
| 	};
 | |
| 
 | |
| 	gpio-sbu-mux {
 | |
| 		compatible = "nxp,cbdtu02043", "gpio-sbu-mux";
 | |
| 		pinctrl-names = "default";
 | |
| 		pinctrl-0 = <&pinctrl_typec_mux>;
 | |
| 		select-gpios = <&lsio_gpio5 9 GPIO_ACTIVE_HIGH>;
 | |
| 		enable-gpios = <&pca9557_a 7 GPIO_ACTIVE_LOW>;
 | |
| 		orientation-switch;
 | |
| 
 | |
| 		port {
 | |
| 			usb3_data_ss: endpoint {
 | |
| 				remote-endpoint = <&typec_con_ss>;
 | |
| 			};
 | |
| 		};
 | |
| 	};
 | |
| 
 | |
| 	sound-wm8960 {
 | |
| 		compatible = "fsl,imx-audio-wm8960";
 | |
| 		model = "wm8960-audio";
 | |
| 		audio-cpu = <&sai1>;
 | |
| 		audio-codec = <&wm8960>;
 | |
| 		hp-det-gpio = <&lsio_gpio1 0 GPIO_ACTIVE_HIGH>;
 | |
| 		audio-routing = "Headphone Jack", "HP_L",
 | |
| 				"Headphone Jack", "HP_R",
 | |
| 				"Ext Spk", "SPK_LP",
 | |
| 				"Ext Spk", "SPK_LN",
 | |
| 				"Ext Spk", "SPK_RP",
 | |
| 				"Ext Spk", "SPK_RN",
 | |
| 				"LINPUT1", "Mic Jack",
 | |
| 				"Mic Jack", "MICB";
 | |
| 	};
 | |
| };
 | |
| 
 | |
| &dsp {
 | |
| 	memory-region = <&dsp_reserved>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &dsp_reserved {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &fec1 {
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_fec1>;
 | |
| 	phy-mode = "rgmii-id";
 | |
| 	phy-handle = <ðphy0>;
 | |
| 	fsl,magic-packet;
 | |
| 	status = "okay";
 | |
| 
 | |
| 	mdio {
 | |
| 		#address-cells = <1>;
 | |
| 		#size-cells = <0>;
 | |
| 
 | |
| 		ethphy0: ethernet-phy@0 {
 | |
| 			compatible = "ethernet-phy-ieee802.3-c22";
 | |
| 			reg = <0>;
 | |
| 		};
 | |
| 	};
 | |
| };
 | |
| 
 | |
| &i2c1 {
 | |
| 	#address-cells = <1>;
 | |
| 	#size-cells = <0>;
 | |
| 	clock-frequency = <100000>;
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_lpi2c1 &pinctrl_ioexp_rst>;
 | |
| 	status = "okay";
 | |
| 
 | |
| 	i2c-mux@71 {
 | |
| 		compatible = "nxp,pca9646", "nxp,pca9546";
 | |
| 		#address-cells = <1>;
 | |
| 		#size-cells = <0>;
 | |
| 		reg = <0x71>;
 | |
| 		reset-gpios = <&lsio_gpio1 1 GPIO_ACTIVE_LOW>;
 | |
| 
 | |
| 		i2c@0 {
 | |
| 			#address-cells = <1>;
 | |
| 			#size-cells = <0>;
 | |
| 			reg = <0>;
 | |
| 
 | |
| 			max7322: gpio@68 {
 | |
| 				compatible = "maxim,max7322";
 | |
| 				reg = <0x68>;
 | |
| 				gpio-controller;
 | |
| 				#gpio-cells = <2>;
 | |
| 			};
 | |
| 		};
 | |
| 
 | |
| 		i2c@1 {
 | |
| 			#address-cells = <1>;
 | |
| 			#size-cells = <0>;
 | |
| 			reg = <1>;
 | |
| 		};
 | |
| 
 | |
| 		i2c@2 {
 | |
| 			#address-cells = <1>;
 | |
| 			#size-cells = <0>;
 | |
| 			reg = <2>;
 | |
| 
 | |
| 			pressure-sensor@60 {
 | |
| 				compatible = "fsl,mpl3115";
 | |
| 				reg = <0x60>;
 | |
| 			};
 | |
| 		};
 | |
| 
 | |
| 		i2c@3 {
 | |
| 			#address-cells = <1>;
 | |
| 			#size-cells = <0>;
 | |
| 			reg = <3>;
 | |
| 
 | |
| 			pca9557_a: gpio@1a {
 | |
| 				compatible = "nxp,pca9557";
 | |
| 				reg = <0x1a>;
 | |
| 				gpio-controller;
 | |
| 				#gpio-cells = <2>;
 | |
| 			};
 | |
| 
 | |
| 			pca9557_b: gpio@1d {
 | |
| 				compatible = "nxp,pca9557";
 | |
| 				reg = <0x1d>;
 | |
| 				gpio-controller;
 | |
| 				#gpio-cells = <2>;
 | |
| 			};
 | |
| 
 | |
| 			light-sensor@44 {
 | |
| 				pinctrl-names = "default";
 | |
| 				pinctrl-0 = <&pinctrl_isl29023>;
 | |
| 				compatible = "isil,isl29023";
 | |
| 				reg = <0x44>;
 | |
| 				interrupt-parent = <&lsio_gpio1>;
 | |
| 				interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
 | |
| 			};
 | |
| 		};
 | |
| 	};
 | |
| 
 | |
| 	ptn5110: tcpc@50 {
 | |
| 		compatible = "nxp,ptn5110", "tcpci";
 | |
| 		pinctrl-names = "default";
 | |
| 		pinctrl-0 = <&pinctrl_typec>;
 | |
| 		reg = <0x50>;
 | |
| 		interrupt-parent = <&lsio_gpio1>;
 | |
| 		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
 | |
| 
 | |
| 		usb_con1: connector {
 | |
| 			compatible = "usb-c-connector";
 | |
| 			label = "USB-C";
 | |
| 			power-role = "source";
 | |
| 			data-role = "dual";
 | |
| 			source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
 | |
| 
 | |
| 			ports {
 | |
| 				#address-cells = <1>;
 | |
| 				#size-cells = <0>;
 | |
| 
 | |
| 				port@0 {
 | |
| 					reg = <0>;
 | |
| 
 | |
| 					typec_dr_sw: endpoint {
 | |
| 						remote-endpoint = <&usb3_drd_sw>;
 | |
| 					};
 | |
| 				};
 | |
| 
 | |
| 				port@1 {
 | |
| 					reg = <1>;
 | |
| 
 | |
| 					typec_con_ss: endpoint {
 | |
| 						remote-endpoint = <&usb3_data_ss>;
 | |
| 					};
 | |
| 				};
 | |
| 			};
 | |
| 		};
 | |
| 	};
 | |
| 
 | |
| };
 | |
| 
 | |
| &cm40_i2c {
 | |
| 	#address-cells = <1>;
 | |
| 	#size-cells = <0>;
 | |
| 	clock-frequency = <100000>;
 | |
| 	pinctrl-names = "default", "gpio";
 | |
| 	pinctrl-0 = <&pinctrl_cm40_i2c>;
 | |
| 	pinctrl-1 = <&pinctrl_cm40_i2c_gpio>;
 | |
| 	scl-gpios = <&lsio_gpio1 10 GPIO_ACTIVE_HIGH>;
 | |
| 	sda-gpios = <&lsio_gpio1 9 GPIO_ACTIVE_HIGH>;
 | |
| 	status = "okay";
 | |
| 
 | |
| 	wm8960: audio-codec@1a {
 | |
| 		compatible = "wlf,wm8960";
 | |
| 		reg = <0x1a>;
 | |
| 		clocks = <&mclkout0_lpcg IMX_LPCG_CLK_0>;
 | |
| 		clock-names = "mclk";
 | |
| 		assigned-clocks = <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_PLL>,
 | |
| 				  <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_SLV_BUS>,
 | |
| 				  <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MST_BUS>,
 | |
| 				  <&mclkout0_lpcg IMX_LPCG_CLK_0>;
 | |
| 		assigned-clock-rates = <786432000>,
 | |
| 				       <49152000>,
 | |
| 				       <12288000>,
 | |
| 				       <12288000>;
 | |
| 		wlf,shared-lrclk;
 | |
| 		wlf,hp-cfg = <2 2 3>;
 | |
| 		wlf,gpio-cfg = <1 3>;
 | |
| 	};
 | |
| 
 | |
| 	pca6416: gpio@20 {
 | |
| 		compatible = "ti,tca6416";
 | |
| 		reg = <0x20>;
 | |
| 		gpio-controller;
 | |
| 		#gpio-cells = <2>;
 | |
| 	};
 | |
| };
 | |
| 
 | |
| &cm40_intmux {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &lpuart0 {
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_lpuart0>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &lpuart2 {
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_lpuart2>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &lpuart3 {
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_lpuart3>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &mu_m0 {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &mu1_m0 {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &scu_key {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &sai0 {
 | |
| 	#sound-dai-cells = <0>;
 | |
| 	assigned-clocks = <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_PLL>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_SLV_BUS>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MST_BUS>,
 | |
| 			  <&sai0_lpcg IMX_LPCG_CLK_0>;
 | |
| 	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_sai0>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &sai1 {
 | |
| 	assigned-clocks = <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_PLL>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_SLV_BUS>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MST_BUS>,
 | |
| 			  <&sai1_lpcg IMX_LPCG_CLK_0>;
 | |
| 	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_sai1>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &sai4 {
 | |
| 	assigned-clocks = <&acm IMX_ADMA_ACM_SAI4_MCLK_SEL>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_1 IMX_SC_PM_CLK_PLL>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_1 IMX_SC_PM_CLK_SLV_BUS>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_1 IMX_SC_PM_CLK_MST_BUS>,
 | |
| 			  <&sai4_lpcg IMX_LPCG_CLK_0>;
 | |
| 	assigned-clock-parents = <&aud_pll_div1_lpcg IMX_LPCG_CLK_0>;
 | |
| 	assigned-clock-rates = <0>, <786432000>, <98304000>, <12288000>, <98304000>;
 | |
| 	fsl,sai-asynchronous;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &sai5 {
 | |
| 	assigned-clocks = <&acm IMX_ADMA_ACM_SAI5_MCLK_SEL>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_1 IMX_SC_PM_CLK_PLL>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_1 IMX_SC_PM_CLK_SLV_BUS>,
 | |
| 			  <&clk IMX_SC_R_AUDIO_PLL_1 IMX_SC_PM_CLK_MST_BUS>,
 | |
| 			  <&sai5_lpcg IMX_LPCG_CLK_0>;
 | |
| 	assigned-clock-parents = <&aud_pll_div1_lpcg IMX_LPCG_CLK_0>;
 | |
| 	assigned-clock-rates = <0>, <786432000>, <98304000>, <12288000>, <98304000>;
 | |
| 	fsl,sai-asynchronous;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &thermal_zones {
 | |
| 	pmic-thermal {
 | |
| 		polling-delay-passive = <250>;
 | |
| 		polling-delay = <2000>;
 | |
| 		thermal-sensors = <&tsens IMX_SC_R_PMIC_0>;
 | |
| 
 | |
| 		trips {
 | |
| 			pmic_alert0: trip0 {
 | |
| 				temperature = <110000>;
 | |
| 				hysteresis = <2000>;
 | |
| 				type = "passive";
 | |
| 			};
 | |
| 
 | |
| 			pmic_crit0: trip1 {
 | |
| 				temperature = <125000>;
 | |
| 				hysteresis = <2000>;
 | |
| 				type = "critical";
 | |
| 			};
 | |
| 		};
 | |
| 
 | |
| 		cooling-maps {
 | |
| 			map0 {
 | |
| 				trip = <&pmic_alert0>;
 | |
| 				cooling-device =
 | |
| 					<&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
 | |
| 					<&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
 | |
| 					<&A35_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
 | |
| 					<&A35_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
 | |
| 			};
 | |
| 		};
 | |
| 	};
 | |
| };
 | |
| 
 | |
| &usdhc1 {
 | |
| 	assigned-clocks = <&clk IMX_SC_R_SDHC_0 IMX_SC_PM_CLK_PER>;
 | |
| 	assigned-clock-rates = <200000000>;
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_usdhc1>;
 | |
| 	bus-width = <8>;
 | |
| 	no-sd;
 | |
| 	no-sdio;
 | |
| 	non-removable;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &usdhc2 {
 | |
| 	assigned-clocks = <&clk IMX_SC_R_SDHC_1 IMX_SC_PM_CLK_PER>;
 | |
| 	assigned-clock-rates = <200000000>;
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&pinctrl_usdhc2>;
 | |
| 	bus-width = <4>;
 | |
| 	vmmc-supply = <®_usdhc2_vmmc>;
 | |
| 	cd-gpios = <&lsio_gpio4 22 GPIO_ACTIVE_LOW>;
 | |
| 	wp-gpios = <&lsio_gpio4 21 GPIO_ACTIVE_HIGH>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &usb3_phy {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &usbotg3 {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &usbotg3_cdns3 {
 | |
| 	dr_mode = "otg";
 | |
| 	usb-role-switch;
 | |
| 	status = "okay";
 | |
| 
 | |
| 	port {
 | |
| 		usb3_drd_sw: endpoint {
 | |
| 			remote-endpoint = <&typec_dr_sw>;
 | |
| 		};
 | |
| 	};
 | |
| };
 | |
| 
 | |
| 
 | |
| &vpu {
 | |
| 	compatible = "nxp,imx8qxp-vpu";
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &vpu_core0 {
 | |
| 	reg = <0x2d040000 0x10000>;
 | |
| 	memory-region = <&decoder_boot>, <&decoder_rpc>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &vpu_core1 {
 | |
| 	reg = <0x2d050000 0x10000>;
 | |
| 	memory-region = <&encoder_boot>, <&encoder_rpc>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &iomuxc {
 | |
| 
 | |
| 	pinctrl_cm40_i2c: cm40i2cgrp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_ADC_IN1_M40_I2C0_SDA                            0x0600004c
 | |
| 			IMX8QXP_ADC_IN0_M40_I2C0_SCL                            0x0600004c
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_cm40_i2c_gpio: cm40i2cgpio-grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_ADC_IN1_LSIO_GPIO1_IO09				0xc600004c
 | |
| 			IMX8QXP_ADC_IN0_LSIO_GPIO1_IO10				0xc600004c
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_fec1: fec1grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_ENET0_MDC_CONN_ENET0_MDC			0x06000020
 | |
| 			IMX8QXP_ENET0_MDIO_CONN_ENET0_MDIO			0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2		0x06000020
 | |
| 			IMX8QXP_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3		0x06000020
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_ioexp_rst: ioexprstgrp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_SPI2_SDO_LSIO_GPIO1_IO01			0x06000021
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_isl29023: isl29023grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_SPI2_SDI_LSIO_GPIO1_IO02			0x00000021
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_lpi2c1: lpi2c1grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_USB_SS3_TC1_ADMA_I2C1_SCL			0x06000021
 | |
| 			IMX8QXP_USB_SS3_TC3_ADMA_I2C1_SDA			0x06000021
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_lpuart0: lpuart0grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_UART0_RX_ADMA_UART0_RX				0x06000020
 | |
| 			IMX8QXP_UART0_TX_ADMA_UART0_TX				0x06000020
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_lpuart2: lpuart2grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_UART2_TX_ADMA_UART2_TX          0x06000020
 | |
| 			IMX8QXP_UART2_RX_ADMA_UART2_RX          0x06000020
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_lpuart3: lpuart3grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_FLEXCAN2_TX_ADMA_UART3_TX       0x06000020
 | |
| 			IMX8QXP_FLEXCAN2_RX_ADMA_UART3_RX       0x06000020
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_typec: typecgrp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_SPI2_SCK_LSIO_GPIO1_IO03                        0x06000021
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_typec_mux: typecmuxgrp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09           0x60
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_sai0: sai0grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_SAI0_TXD_ADMA_SAI0_TXD		0x06000060
 | |
| 			IMX8QXP_SAI0_RXD_ADMA_SAI0_RXD		0x06000040
 | |
| 			IMX8QXP_SAI0_TXC_ADMA_SAI0_TXC		0x06000040
 | |
| 			IMX8QXP_SAI0_TXFS_ADMA_SAI0_TXFS	0x06000040
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_sai1: sai1grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_SAI1_RXD_ADMA_SAI1_RXD     0x06000040
 | |
| 			IMX8QXP_SAI1_RXC_ADMA_SAI1_TXC     0x06000040
 | |
| 			IMX8QXP_SAI1_RXFS_ADMA_SAI1_TXFS   0x06000040
 | |
| 			IMX8QXP_SPI0_CS1_ADMA_SAI1_TXD     0x06000060
 | |
| 			IMX8QXP_SPI2_CS0_LSIO_GPIO1_IO00   0x06000040
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_usdhc1: usdhc1grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
 | |
| 			IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6			0x00000021
 | |
| 			IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7			0x00000021
 | |
| 			IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE			0x00000041
 | |
| 		>;
 | |
| 	};
 | |
| 
 | |
| 	pinctrl_usdhc2: usdhc2grp {
 | |
| 		fsl,pins = <
 | |
| 			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
 | |
| 			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
 | |
| 			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0			0x00000021
 | |
| 			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1			0x00000021
 | |
| 			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2			0x00000021
 | |
| 			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3			0x00000021
 | |
| 			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000021
 | |
| 		>;
 | |
| 	};
 | |
| };
 |