1201 lines
33 KiB
C
1201 lines
33 KiB
C
/*******************************************************************************
|
|
STMMAC Ethtool support
|
|
|
|
Copyright (C) 2007-2009 STMicroelectronics Ltd
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
|
|
*******************************************************************************/
|
|
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/ethtool.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/mii.h>
|
|
#include <linux/phylink.h>
|
|
#include <linux/net_tstamp.h>
|
|
#include <asm/io.h>
|
|
|
|
#include "stmmac.h"
|
|
#include "dwmac_dma.h"
|
|
#include "dwxgmac2.h"
|
|
|
|
#define REG_SPACE_SIZE 0x1060
|
|
#define GMAC4_REG_SPACE_SIZE 0x116C
|
|
#define MAC100_ETHTOOL_NAME "st_mac100"
|
|
#define GMAC_ETHTOOL_NAME "st_gmac"
|
|
#define XGMAC_ETHTOOL_NAME "st_xgmac"
|
|
|
|
/* Same as DMA_CHAN_BASE_ADDR defined in dwmac4_dma.h
|
|
*
|
|
* It is here because dwmac_dma.h and dwmac4_dam.h can not be included at the
|
|
* same time due to the conflicting macro names.
|
|
*/
|
|
#define GMAC4_DMA_CHAN_BASE_ADDR 0x00001100
|
|
|
|
#define ETHTOOL_DMA_OFFSET 55
|
|
|
|
struct stmmac_stats {
|
|
char stat_string[ETH_GSTRING_LEN];
|
|
int sizeof_stat;
|
|
int stat_offset;
|
|
};
|
|
|
|
#define STMMAC_STAT(m) \
|
|
{ #m, sizeof_field(struct stmmac_extra_stats, m), \
|
|
offsetof(struct stmmac_priv, xstats.m)}
|
|
|
|
static const struct stmmac_stats stmmac_gstrings_stats[] = {
|
|
/* Transmit errors */
|
|
STMMAC_STAT(tx_underflow),
|
|
STMMAC_STAT(tx_carrier),
|
|
STMMAC_STAT(tx_losscarrier),
|
|
STMMAC_STAT(vlan_tag),
|
|
STMMAC_STAT(tx_deferred),
|
|
STMMAC_STAT(tx_vlan),
|
|
STMMAC_STAT(tx_jabber),
|
|
STMMAC_STAT(tx_frame_flushed),
|
|
STMMAC_STAT(tx_payload_error),
|
|
STMMAC_STAT(tx_ip_header_error),
|
|
/* Receive errors */
|
|
STMMAC_STAT(rx_desc),
|
|
STMMAC_STAT(sa_filter_fail),
|
|
STMMAC_STAT(overflow_error),
|
|
STMMAC_STAT(ipc_csum_error),
|
|
STMMAC_STAT(rx_collision),
|
|
STMMAC_STAT(rx_crc_errors),
|
|
STMMAC_STAT(dribbling_bit),
|
|
STMMAC_STAT(rx_length),
|
|
STMMAC_STAT(rx_mii),
|
|
STMMAC_STAT(rx_multicast),
|
|
STMMAC_STAT(rx_gmac_overflow),
|
|
STMMAC_STAT(rx_watchdog),
|
|
STMMAC_STAT(da_rx_filter_fail),
|
|
STMMAC_STAT(sa_rx_filter_fail),
|
|
STMMAC_STAT(rx_missed_cntr),
|
|
STMMAC_STAT(rx_overflow_cntr),
|
|
STMMAC_STAT(rx_vlan),
|
|
STMMAC_STAT(rx_split_hdr_pkt_n),
|
|
/* Tx/Rx IRQ error info */
|
|
STMMAC_STAT(tx_undeflow_irq),
|
|
STMMAC_STAT(tx_process_stopped_irq),
|
|
STMMAC_STAT(tx_jabber_irq),
|
|
STMMAC_STAT(rx_overflow_irq),
|
|
STMMAC_STAT(rx_buf_unav_irq),
|
|
STMMAC_STAT(rx_process_stopped_irq),
|
|
STMMAC_STAT(rx_watchdog_irq),
|
|
STMMAC_STAT(tx_early_irq),
|
|
STMMAC_STAT(fatal_bus_error_irq),
|
|
/* Tx/Rx IRQ Events */
|
|
STMMAC_STAT(rx_early_irq),
|
|
STMMAC_STAT(threshold),
|
|
STMMAC_STAT(tx_pkt_n),
|
|
STMMAC_STAT(rx_pkt_n),
|
|
STMMAC_STAT(normal_irq_n),
|
|
STMMAC_STAT(rx_normal_irq_n),
|
|
STMMAC_STAT(napi_poll),
|
|
STMMAC_STAT(tx_normal_irq_n),
|
|
STMMAC_STAT(tx_clean),
|
|
STMMAC_STAT(tx_set_ic_bit),
|
|
STMMAC_STAT(irq_receive_pmt_irq_n),
|
|
/* MMC info */
|
|
STMMAC_STAT(mmc_tx_irq_n),
|
|
STMMAC_STAT(mmc_rx_irq_n),
|
|
STMMAC_STAT(mmc_rx_csum_offload_irq_n),
|
|
/* EEE */
|
|
STMMAC_STAT(irq_tx_path_in_lpi_mode_n),
|
|
STMMAC_STAT(irq_tx_path_exit_lpi_mode_n),
|
|
STMMAC_STAT(irq_rx_path_in_lpi_mode_n),
|
|
STMMAC_STAT(irq_rx_path_exit_lpi_mode_n),
|
|
STMMAC_STAT(phy_eee_wakeup_error_n),
|
|
/* Extended RDES status */
|
|
STMMAC_STAT(ip_hdr_err),
|
|
STMMAC_STAT(ip_payload_err),
|
|
STMMAC_STAT(ip_csum_bypassed),
|
|
STMMAC_STAT(ipv4_pkt_rcvd),
|
|
STMMAC_STAT(ipv6_pkt_rcvd),
|
|
STMMAC_STAT(no_ptp_rx_msg_type_ext),
|
|
STMMAC_STAT(ptp_rx_msg_type_sync),
|
|
STMMAC_STAT(ptp_rx_msg_type_follow_up),
|
|
STMMAC_STAT(ptp_rx_msg_type_delay_req),
|
|
STMMAC_STAT(ptp_rx_msg_type_delay_resp),
|
|
STMMAC_STAT(ptp_rx_msg_type_pdelay_req),
|
|
STMMAC_STAT(ptp_rx_msg_type_pdelay_resp),
|
|
STMMAC_STAT(ptp_rx_msg_type_pdelay_follow_up),
|
|
STMMAC_STAT(ptp_rx_msg_type_announce),
|
|
STMMAC_STAT(ptp_rx_msg_type_management),
|
|
STMMAC_STAT(ptp_rx_msg_pkt_reserved_type),
|
|
STMMAC_STAT(ptp_frame_type),
|
|
STMMAC_STAT(ptp_ver),
|
|
STMMAC_STAT(timestamp_dropped),
|
|
STMMAC_STAT(av_pkt_rcvd),
|
|
STMMAC_STAT(av_tagged_pkt_rcvd),
|
|
STMMAC_STAT(vlan_tag_priority_val),
|
|
STMMAC_STAT(l3_filter_match),
|
|
STMMAC_STAT(l4_filter_match),
|
|
STMMAC_STAT(l3_l4_filter_no_match),
|
|
/* PCS */
|
|
STMMAC_STAT(irq_pcs_ane_n),
|
|
STMMAC_STAT(irq_pcs_link_n),
|
|
STMMAC_STAT(irq_rgmii_n),
|
|
/* DEBUG */
|
|
STMMAC_STAT(mtl_tx_status_fifo_full),
|
|
STMMAC_STAT(mtl_tx_fifo_not_empty),
|
|
STMMAC_STAT(mmtl_fifo_ctrl),
|
|
STMMAC_STAT(mtl_tx_fifo_read_ctrl_write),
|
|
STMMAC_STAT(mtl_tx_fifo_read_ctrl_wait),
|
|
STMMAC_STAT(mtl_tx_fifo_read_ctrl_read),
|
|
STMMAC_STAT(mtl_tx_fifo_read_ctrl_idle),
|
|
STMMAC_STAT(mac_tx_in_pause),
|
|
STMMAC_STAT(mac_tx_frame_ctrl_xfer),
|
|
STMMAC_STAT(mac_tx_frame_ctrl_idle),
|
|
STMMAC_STAT(mac_tx_frame_ctrl_wait),
|
|
STMMAC_STAT(mac_tx_frame_ctrl_pause),
|
|
STMMAC_STAT(mac_gmii_tx_proto_engine),
|
|
STMMAC_STAT(mtl_rx_fifo_fill_level_full),
|
|
STMMAC_STAT(mtl_rx_fifo_fill_above_thresh),
|
|
STMMAC_STAT(mtl_rx_fifo_fill_below_thresh),
|
|
STMMAC_STAT(mtl_rx_fifo_fill_level_empty),
|
|
STMMAC_STAT(mtl_rx_fifo_read_ctrl_flush),
|
|
STMMAC_STAT(mtl_rx_fifo_read_ctrl_read_data),
|
|
STMMAC_STAT(mtl_rx_fifo_read_ctrl_status),
|
|
STMMAC_STAT(mtl_rx_fifo_read_ctrl_idle),
|
|
STMMAC_STAT(mtl_rx_fifo_ctrl_active),
|
|
STMMAC_STAT(mac_rx_frame_ctrl_fifo),
|
|
STMMAC_STAT(mac_gmii_rx_proto_engine),
|
|
/* TSO */
|
|
STMMAC_STAT(tx_tso_frames),
|
|
STMMAC_STAT(tx_tso_nfrags),
|
|
/* EST */
|
|
STMMAC_STAT(mtl_est_cgce),
|
|
STMMAC_STAT(mtl_est_hlbs),
|
|
STMMAC_STAT(mtl_est_hlbf),
|
|
STMMAC_STAT(mtl_est_btre),
|
|
STMMAC_STAT(mtl_est_btrlm),
|
|
};
|
|
#define STMMAC_STATS_LEN ARRAY_SIZE(stmmac_gstrings_stats)
|
|
|
|
/* HW MAC Management counters (if supported) */
|
|
#define STMMAC_MMC_STAT(m) \
|
|
{ #m, sizeof_field(struct stmmac_counters, m), \
|
|
offsetof(struct stmmac_priv, mmc.m)}
|
|
|
|
static const struct stmmac_stats stmmac_mmc[] = {
|
|
STMMAC_MMC_STAT(mmc_tx_octetcount_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_framecount_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_broadcastframe_g),
|
|
STMMAC_MMC_STAT(mmc_tx_multicastframe_g),
|
|
STMMAC_MMC_STAT(mmc_tx_64_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_65_to_127_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_128_to_255_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_256_to_511_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_512_to_1023_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_1024_to_max_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_unicast_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_multicast_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_broadcast_gb),
|
|
STMMAC_MMC_STAT(mmc_tx_underflow_error),
|
|
STMMAC_MMC_STAT(mmc_tx_singlecol_g),
|
|
STMMAC_MMC_STAT(mmc_tx_multicol_g),
|
|
STMMAC_MMC_STAT(mmc_tx_deferred),
|
|
STMMAC_MMC_STAT(mmc_tx_latecol),
|
|
STMMAC_MMC_STAT(mmc_tx_exesscol),
|
|
STMMAC_MMC_STAT(mmc_tx_carrier_error),
|
|
STMMAC_MMC_STAT(mmc_tx_octetcount_g),
|
|
STMMAC_MMC_STAT(mmc_tx_framecount_g),
|
|
STMMAC_MMC_STAT(mmc_tx_excessdef),
|
|
STMMAC_MMC_STAT(mmc_tx_pause_frame),
|
|
STMMAC_MMC_STAT(mmc_tx_vlan_frame_g),
|
|
STMMAC_MMC_STAT(mmc_rx_framecount_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_octetcount_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_octetcount_g),
|
|
STMMAC_MMC_STAT(mmc_rx_broadcastframe_g),
|
|
STMMAC_MMC_STAT(mmc_rx_multicastframe_g),
|
|
STMMAC_MMC_STAT(mmc_rx_crc_error),
|
|
STMMAC_MMC_STAT(mmc_rx_align_error),
|
|
STMMAC_MMC_STAT(mmc_rx_run_error),
|
|
STMMAC_MMC_STAT(mmc_rx_jabber_error),
|
|
STMMAC_MMC_STAT(mmc_rx_undersize_g),
|
|
STMMAC_MMC_STAT(mmc_rx_oversize_g),
|
|
STMMAC_MMC_STAT(mmc_rx_64_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_65_to_127_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_128_to_255_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_256_to_511_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_512_to_1023_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_1024_to_max_octets_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_unicast_g),
|
|
STMMAC_MMC_STAT(mmc_rx_length_error),
|
|
STMMAC_MMC_STAT(mmc_rx_autofrangetype),
|
|
STMMAC_MMC_STAT(mmc_rx_pause_frames),
|
|
STMMAC_MMC_STAT(mmc_rx_fifo_overflow),
|
|
STMMAC_MMC_STAT(mmc_rx_vlan_frames_gb),
|
|
STMMAC_MMC_STAT(mmc_rx_watchdog_error),
|
|
STMMAC_MMC_STAT(mmc_rx_ipc_intr_mask),
|
|
STMMAC_MMC_STAT(mmc_rx_ipc_intr),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_gd),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_hderr),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_nopay),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_frag),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_udsbl),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_gd_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_hderr_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_nopay_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_frag_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv4_udsbl_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv6_gd_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv6_hderr_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv6_nopay_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv6_gd),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv6_hderr),
|
|
STMMAC_MMC_STAT(mmc_rx_ipv6_nopay),
|
|
STMMAC_MMC_STAT(mmc_rx_udp_gd),
|
|
STMMAC_MMC_STAT(mmc_rx_udp_err),
|
|
STMMAC_MMC_STAT(mmc_rx_tcp_gd),
|
|
STMMAC_MMC_STAT(mmc_rx_tcp_err),
|
|
STMMAC_MMC_STAT(mmc_rx_icmp_gd),
|
|
STMMAC_MMC_STAT(mmc_rx_icmp_err),
|
|
STMMAC_MMC_STAT(mmc_rx_udp_gd_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_udp_err_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_tcp_gd_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_tcp_err_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_icmp_gd_octets),
|
|
STMMAC_MMC_STAT(mmc_rx_icmp_err_octets),
|
|
STMMAC_MMC_STAT(mmc_tx_fpe_fragment_cntr),
|
|
STMMAC_MMC_STAT(mmc_tx_hold_req_cntr),
|
|
STMMAC_MMC_STAT(mmc_rx_packet_assembly_err_cntr),
|
|
STMMAC_MMC_STAT(mmc_rx_packet_smd_err_cntr),
|
|
STMMAC_MMC_STAT(mmc_rx_packet_assembly_ok_cntr),
|
|
STMMAC_MMC_STAT(mmc_rx_fpe_fragment_cntr),
|
|
};
|
|
#define STMMAC_MMC_STATS_LEN ARRAY_SIZE(stmmac_mmc)
|
|
|
|
static const char stmmac_qstats_tx_string[][ETH_GSTRING_LEN] = {
|
|
"tx_pkt_n",
|
|
"tx_irq_n",
|
|
#define STMMAC_TXQ_STATS ARRAY_SIZE(stmmac_qstats_tx_string)
|
|
};
|
|
|
|
static const char stmmac_qstats_rx_string[][ETH_GSTRING_LEN] = {
|
|
"rx_pkt_n",
|
|
"rx_irq_n",
|
|
#define STMMAC_RXQ_STATS ARRAY_SIZE(stmmac_qstats_rx_string)
|
|
};
|
|
|
|
static void stmmac_ethtool_getdrvinfo(struct net_device *dev,
|
|
struct ethtool_drvinfo *info)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (priv->plat->has_gmac || priv->plat->has_gmac4)
|
|
strlcpy(info->driver, GMAC_ETHTOOL_NAME, sizeof(info->driver));
|
|
else if (priv->plat->has_xgmac)
|
|
strlcpy(info->driver, XGMAC_ETHTOOL_NAME, sizeof(info->driver));
|
|
else
|
|
strlcpy(info->driver, MAC100_ETHTOOL_NAME,
|
|
sizeof(info->driver));
|
|
|
|
if (priv->plat->pdev) {
|
|
strlcpy(info->bus_info, pci_name(priv->plat->pdev),
|
|
sizeof(info->bus_info));
|
|
}
|
|
}
|
|
|
|
static int stmmac_ethtool_get_link_ksettings(struct net_device *dev,
|
|
struct ethtool_link_ksettings *cmd)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (priv->hw->pcs & STMMAC_PCS_RGMII ||
|
|
priv->hw->pcs & STMMAC_PCS_SGMII) {
|
|
struct rgmii_adv adv;
|
|
u32 supported, advertising, lp_advertising;
|
|
|
|
if (!priv->xstats.pcs_link) {
|
|
cmd->base.speed = SPEED_UNKNOWN;
|
|
cmd->base.duplex = DUPLEX_UNKNOWN;
|
|
return 0;
|
|
}
|
|
cmd->base.duplex = priv->xstats.pcs_duplex;
|
|
|
|
cmd->base.speed = priv->xstats.pcs_speed;
|
|
|
|
/* Get and convert ADV/LP_ADV from the HW AN registers */
|
|
if (stmmac_pcs_get_adv_lp(priv, priv->ioaddr, &adv))
|
|
return -EOPNOTSUPP; /* should never happen indeed */
|
|
|
|
/* Encoding of PSE bits is defined in 802.3z, 37.2.1.4 */
|
|
|
|
ethtool_convert_link_mode_to_legacy_u32(
|
|
&supported, cmd->link_modes.supported);
|
|
ethtool_convert_link_mode_to_legacy_u32(
|
|
&advertising, cmd->link_modes.advertising);
|
|
ethtool_convert_link_mode_to_legacy_u32(
|
|
&lp_advertising, cmd->link_modes.lp_advertising);
|
|
|
|
if (adv.pause & STMMAC_PCS_PAUSE)
|
|
advertising |= ADVERTISED_Pause;
|
|
if (adv.pause & STMMAC_PCS_ASYM_PAUSE)
|
|
advertising |= ADVERTISED_Asym_Pause;
|
|
if (adv.lp_pause & STMMAC_PCS_PAUSE)
|
|
lp_advertising |= ADVERTISED_Pause;
|
|
if (adv.lp_pause & STMMAC_PCS_ASYM_PAUSE)
|
|
lp_advertising |= ADVERTISED_Asym_Pause;
|
|
|
|
/* Reg49[3] always set because ANE is always supported */
|
|
cmd->base.autoneg = ADVERTISED_Autoneg;
|
|
supported |= SUPPORTED_Autoneg;
|
|
advertising |= ADVERTISED_Autoneg;
|
|
lp_advertising |= ADVERTISED_Autoneg;
|
|
|
|
if (adv.duplex) {
|
|
supported |= (SUPPORTED_1000baseT_Full |
|
|
SUPPORTED_100baseT_Full |
|
|
SUPPORTED_10baseT_Full);
|
|
advertising |= (ADVERTISED_1000baseT_Full |
|
|
ADVERTISED_100baseT_Full |
|
|
ADVERTISED_10baseT_Full);
|
|
} else {
|
|
supported |= (SUPPORTED_1000baseT_Half |
|
|
SUPPORTED_100baseT_Half |
|
|
SUPPORTED_10baseT_Half);
|
|
advertising |= (ADVERTISED_1000baseT_Half |
|
|
ADVERTISED_100baseT_Half |
|
|
ADVERTISED_10baseT_Half);
|
|
}
|
|
if (adv.lp_duplex)
|
|
lp_advertising |= (ADVERTISED_1000baseT_Full |
|
|
ADVERTISED_100baseT_Full |
|
|
ADVERTISED_10baseT_Full);
|
|
else
|
|
lp_advertising |= (ADVERTISED_1000baseT_Half |
|
|
ADVERTISED_100baseT_Half |
|
|
ADVERTISED_10baseT_Half);
|
|
cmd->base.port = PORT_OTHER;
|
|
|
|
ethtool_convert_legacy_u32_to_link_mode(
|
|
cmd->link_modes.supported, supported);
|
|
ethtool_convert_legacy_u32_to_link_mode(
|
|
cmd->link_modes.advertising, advertising);
|
|
ethtool_convert_legacy_u32_to_link_mode(
|
|
cmd->link_modes.lp_advertising, lp_advertising);
|
|
|
|
return 0;
|
|
}
|
|
|
|
return phylink_ethtool_ksettings_get(priv->phylink, cmd);
|
|
}
|
|
|
|
static int
|
|
stmmac_ethtool_set_link_ksettings(struct net_device *dev,
|
|
const struct ethtool_link_ksettings *cmd)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (priv->hw->pcs & STMMAC_PCS_RGMII ||
|
|
priv->hw->pcs & STMMAC_PCS_SGMII) {
|
|
u32 mask = ADVERTISED_Autoneg | ADVERTISED_Pause;
|
|
|
|
/* Only support ANE */
|
|
if (cmd->base.autoneg != AUTONEG_ENABLE)
|
|
return -EINVAL;
|
|
|
|
mask &= (ADVERTISED_1000baseT_Half |
|
|
ADVERTISED_1000baseT_Full |
|
|
ADVERTISED_100baseT_Half |
|
|
ADVERTISED_100baseT_Full |
|
|
ADVERTISED_10baseT_Half |
|
|
ADVERTISED_10baseT_Full);
|
|
|
|
mutex_lock(&priv->lock);
|
|
stmmac_pcs_ctrl_ane(priv, priv->ioaddr, 1, priv->hw->ps, 0);
|
|
mutex_unlock(&priv->lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
return phylink_ethtool_ksettings_set(priv->phylink, cmd);
|
|
}
|
|
|
|
static u32 stmmac_ethtool_getmsglevel(struct net_device *dev)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
return priv->msg_enable;
|
|
}
|
|
|
|
static void stmmac_ethtool_setmsglevel(struct net_device *dev, u32 level)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
priv->msg_enable = level;
|
|
|
|
}
|
|
|
|
static int stmmac_check_if_running(struct net_device *dev)
|
|
{
|
|
if (!netif_running(dev))
|
|
return -EBUSY;
|
|
return 0;
|
|
}
|
|
|
|
static int stmmac_ethtool_get_regs_len(struct net_device *dev)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (priv->plat->has_xgmac)
|
|
return XGMAC_REGSIZE * 4;
|
|
else if (priv->plat->has_gmac4)
|
|
return GMAC4_REG_SPACE_SIZE;
|
|
return REG_SPACE_SIZE;
|
|
}
|
|
|
|
static void stmmac_ethtool_gregs(struct net_device *dev,
|
|
struct ethtool_regs *regs, void *space)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
u32 *reg_space = (u32 *) space;
|
|
|
|
stmmac_dump_mac_regs(priv, priv->hw, reg_space);
|
|
stmmac_dump_dma_regs(priv, priv->ioaddr, reg_space);
|
|
|
|
/* Copy DMA registers to where ethtool expects them */
|
|
if (priv->plat->has_gmac4) {
|
|
/* GMAC4 dumps its DMA registers at its DMA_CHAN_BASE_ADDR */
|
|
memcpy(®_space[ETHTOOL_DMA_OFFSET],
|
|
®_space[GMAC4_DMA_CHAN_BASE_ADDR / 4],
|
|
NUM_DWMAC4_DMA_REGS * 4);
|
|
} else if (!priv->plat->has_xgmac) {
|
|
memcpy(®_space[ETHTOOL_DMA_OFFSET],
|
|
®_space[DMA_BUS_MODE / 4],
|
|
NUM_DWMAC1000_DMA_REGS * 4);
|
|
}
|
|
}
|
|
|
|
static int stmmac_nway_reset(struct net_device *dev)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
return phylink_ethtool_nway_reset(priv->phylink);
|
|
}
|
|
|
|
static void stmmac_get_ringparam(struct net_device *netdev,
|
|
struct ethtool_ringparam *ring,
|
|
struct kernel_ethtool_ringparam *kernel_ring,
|
|
struct netlink_ext_ack *extack)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(netdev);
|
|
|
|
ring->rx_max_pending = DMA_MAX_RX_SIZE;
|
|
ring->tx_max_pending = DMA_MAX_TX_SIZE;
|
|
ring->rx_pending = priv->dma_rx_size;
|
|
ring->tx_pending = priv->dma_tx_size;
|
|
}
|
|
|
|
static int stmmac_set_ringparam(struct net_device *netdev,
|
|
struct ethtool_ringparam *ring,
|
|
struct kernel_ethtool_ringparam *kernel_ring,
|
|
struct netlink_ext_ack *extack)
|
|
{
|
|
if (ring->rx_mini_pending || ring->rx_jumbo_pending ||
|
|
ring->rx_pending < DMA_MIN_RX_SIZE ||
|
|
ring->rx_pending > DMA_MAX_RX_SIZE ||
|
|
!is_power_of_2(ring->rx_pending) ||
|
|
ring->tx_pending < DMA_MIN_TX_SIZE ||
|
|
ring->tx_pending > DMA_MAX_TX_SIZE ||
|
|
!is_power_of_2(ring->tx_pending))
|
|
return -EINVAL;
|
|
|
|
return stmmac_reinit_ringparam(netdev, ring->rx_pending,
|
|
ring->tx_pending);
|
|
}
|
|
|
|
static void
|
|
stmmac_get_pauseparam(struct net_device *netdev,
|
|
struct ethtool_pauseparam *pause)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(netdev);
|
|
struct rgmii_adv adv_lp;
|
|
|
|
if (priv->hw->pcs && !stmmac_pcs_get_adv_lp(priv, priv->ioaddr, &adv_lp)) {
|
|
pause->autoneg = 1;
|
|
if (!adv_lp.pause)
|
|
return;
|
|
} else {
|
|
phylink_ethtool_get_pauseparam(priv->phylink, pause);
|
|
}
|
|
}
|
|
|
|
static int
|
|
stmmac_set_pauseparam(struct net_device *netdev,
|
|
struct ethtool_pauseparam *pause)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(netdev);
|
|
struct rgmii_adv adv_lp;
|
|
|
|
if (priv->hw->pcs && !stmmac_pcs_get_adv_lp(priv, priv->ioaddr, &adv_lp)) {
|
|
pause->autoneg = 1;
|
|
if (!adv_lp.pause)
|
|
return -EOPNOTSUPP;
|
|
return 0;
|
|
} else {
|
|
return phylink_ethtool_set_pauseparam(priv->phylink, pause);
|
|
}
|
|
}
|
|
|
|
static void stmmac_get_per_qstats(struct stmmac_priv *priv, u64 *data)
|
|
{
|
|
u32 tx_cnt = priv->plat->tx_queues_to_use;
|
|
u32 rx_cnt = priv->plat->rx_queues_to_use;
|
|
int q, stat;
|
|
char *p;
|
|
|
|
for (q = 0; q < tx_cnt; q++) {
|
|
p = (char *)priv + offsetof(struct stmmac_priv,
|
|
xstats.txq_stats[q].tx_pkt_n);
|
|
for (stat = 0; stat < STMMAC_TXQ_STATS; stat++) {
|
|
*data++ = (*(unsigned long *)p);
|
|
p += sizeof(unsigned long);
|
|
}
|
|
}
|
|
for (q = 0; q < rx_cnt; q++) {
|
|
p = (char *)priv + offsetof(struct stmmac_priv,
|
|
xstats.rxq_stats[q].rx_pkt_n);
|
|
for (stat = 0; stat < STMMAC_RXQ_STATS; stat++) {
|
|
*data++ = (*(unsigned long *)p);
|
|
p += sizeof(unsigned long);
|
|
}
|
|
}
|
|
}
|
|
|
|
static void stmmac_get_ethtool_stats(struct net_device *dev,
|
|
struct ethtool_stats *dummy, u64 *data)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
u32 rx_queues_count = priv->plat->rx_queues_to_use;
|
|
u32 tx_queues_count = priv->plat->tx_queues_to_use;
|
|
unsigned long count;
|
|
int i, j = 0, ret;
|
|
|
|
if (priv->dma_cap.asp) {
|
|
for (i = 0; i < STMMAC_SAFETY_FEAT_SIZE; i++) {
|
|
if (!stmmac_safety_feat_dump(priv, &priv->sstats, i,
|
|
&count, NULL))
|
|
data[j++] = count;
|
|
}
|
|
}
|
|
|
|
/* Update the DMA HW counters for dwmac10/100 */
|
|
ret = stmmac_dma_diagnostic_fr(priv, &dev->stats, (void *) &priv->xstats,
|
|
priv->ioaddr);
|
|
if (ret) {
|
|
/* If supported, for new GMAC chips expose the MMC counters */
|
|
if (priv->dma_cap.rmon) {
|
|
stmmac_mmc_read(priv, priv->mmcaddr, &priv->mmc);
|
|
|
|
for (i = 0; i < STMMAC_MMC_STATS_LEN; i++) {
|
|
char *p;
|
|
p = (char *)priv + stmmac_mmc[i].stat_offset;
|
|
|
|
data[j++] = (stmmac_mmc[i].sizeof_stat ==
|
|
sizeof(u64)) ? (*(u64 *)p) :
|
|
(*(u32 *)p);
|
|
}
|
|
}
|
|
if (priv->eee_enabled) {
|
|
int val = phylink_get_eee_err(priv->phylink);
|
|
if (val)
|
|
priv->xstats.phy_eee_wakeup_error_n = val;
|
|
}
|
|
|
|
if (priv->synopsys_id >= DWMAC_CORE_3_50)
|
|
stmmac_mac_debug(priv, priv->ioaddr,
|
|
(void *)&priv->xstats,
|
|
rx_queues_count, tx_queues_count);
|
|
}
|
|
for (i = 0; i < STMMAC_STATS_LEN; i++) {
|
|
char *p = (char *)priv + stmmac_gstrings_stats[i].stat_offset;
|
|
data[j++] = (stmmac_gstrings_stats[i].sizeof_stat ==
|
|
sizeof(u64)) ? (*(u64 *)p) : (*(u32 *)p);
|
|
}
|
|
stmmac_get_per_qstats(priv, &data[j]);
|
|
}
|
|
|
|
static int stmmac_get_sset_count(struct net_device *netdev, int sset)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(netdev);
|
|
u32 tx_cnt = priv->plat->tx_queues_to_use;
|
|
u32 rx_cnt = priv->plat->rx_queues_to_use;
|
|
int i, len, safety_len = 0;
|
|
|
|
switch (sset) {
|
|
case ETH_SS_STATS:
|
|
len = STMMAC_STATS_LEN +
|
|
STMMAC_TXQ_STATS * tx_cnt +
|
|
STMMAC_RXQ_STATS * rx_cnt;
|
|
|
|
if (priv->dma_cap.rmon)
|
|
len += STMMAC_MMC_STATS_LEN;
|
|
if (priv->dma_cap.asp) {
|
|
for (i = 0; i < STMMAC_SAFETY_FEAT_SIZE; i++) {
|
|
if (!stmmac_safety_feat_dump(priv,
|
|
&priv->sstats, i,
|
|
NULL, NULL))
|
|
safety_len++;
|
|
}
|
|
|
|
len += safety_len;
|
|
}
|
|
|
|
return len;
|
|
default:
|
|
return -EOPNOTSUPP;
|
|
}
|
|
}
|
|
|
|
static void stmmac_get_qstats_string(struct stmmac_priv *priv, u8 *data)
|
|
{
|
|
u32 tx_cnt = priv->plat->tx_queues_to_use;
|
|
u32 rx_cnt = priv->plat->rx_queues_to_use;
|
|
int q, stat;
|
|
|
|
for (q = 0; q < tx_cnt; q++) {
|
|
for (stat = 0; stat < STMMAC_TXQ_STATS; stat++) {
|
|
snprintf(data, ETH_GSTRING_LEN, "q%d_%s", q,
|
|
stmmac_qstats_tx_string[stat]);
|
|
data += ETH_GSTRING_LEN;
|
|
}
|
|
}
|
|
for (q = 0; q < rx_cnt; q++) {
|
|
for (stat = 0; stat < STMMAC_RXQ_STATS; stat++) {
|
|
snprintf(data, ETH_GSTRING_LEN, "q%d_%s", q,
|
|
stmmac_qstats_rx_string[stat]);
|
|
data += ETH_GSTRING_LEN;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void stmmac_get_strings(struct net_device *dev, u32 stringset, u8 *data)
|
|
{
|
|
int i;
|
|
u8 *p = data;
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
switch (stringset) {
|
|
case ETH_SS_STATS:
|
|
if (priv->dma_cap.asp) {
|
|
for (i = 0; i < STMMAC_SAFETY_FEAT_SIZE; i++) {
|
|
const char *desc;
|
|
if (!stmmac_safety_feat_dump(priv,
|
|
&priv->sstats, i,
|
|
NULL, &desc)) {
|
|
memcpy(p, desc, ETH_GSTRING_LEN);
|
|
p += ETH_GSTRING_LEN;
|
|
}
|
|
}
|
|
}
|
|
if (priv->dma_cap.rmon)
|
|
for (i = 0; i < STMMAC_MMC_STATS_LEN; i++) {
|
|
memcpy(p, stmmac_mmc[i].stat_string,
|
|
ETH_GSTRING_LEN);
|
|
p += ETH_GSTRING_LEN;
|
|
}
|
|
for (i = 0; i < STMMAC_STATS_LEN; i++) {
|
|
memcpy(p, stmmac_gstrings_stats[i].stat_string,
|
|
ETH_GSTRING_LEN);
|
|
p += ETH_GSTRING_LEN;
|
|
}
|
|
stmmac_get_qstats_string(priv, p);
|
|
break;
|
|
default:
|
|
WARN_ON(1);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* Currently only support WOL through Magic packet. */
|
|
static void stmmac_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (!priv->plat->pmt)
|
|
return phylink_ethtool_get_wol(priv->phylink, wol);
|
|
|
|
mutex_lock(&priv->lock);
|
|
if (device_can_wakeup(priv->device)) {
|
|
wol->supported = WAKE_MAGIC | WAKE_UCAST;
|
|
if (priv->hw_cap_support && !priv->dma_cap.pmt_magic_frame)
|
|
wol->supported &= ~WAKE_MAGIC;
|
|
wol->wolopts = priv->wolopts;
|
|
}
|
|
mutex_unlock(&priv->lock);
|
|
}
|
|
|
|
static int stmmac_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
u32 support = WAKE_MAGIC | WAKE_UCAST;
|
|
|
|
if (!device_can_wakeup(priv->device))
|
|
return -EOPNOTSUPP;
|
|
|
|
if (!priv->plat->pmt) {
|
|
int ret = phylink_ethtool_set_wol(priv->phylink, wol);
|
|
|
|
if (!ret)
|
|
device_set_wakeup_enable(priv->device, !!wol->wolopts);
|
|
return ret;
|
|
}
|
|
|
|
/* By default almost all GMAC devices support the WoL via
|
|
* magic frame but we can disable it if the HW capability
|
|
* register shows no support for pmt_magic_frame. */
|
|
if ((priv->hw_cap_support) && (!priv->dma_cap.pmt_magic_frame))
|
|
wol->wolopts &= ~WAKE_MAGIC;
|
|
|
|
if (wol->wolopts & ~support)
|
|
return -EINVAL;
|
|
|
|
if (wol->wolopts) {
|
|
pr_info("stmmac: wakeup enable\n");
|
|
device_set_wakeup_enable(priv->device, 1);
|
|
enable_irq_wake(priv->wol_irq);
|
|
} else {
|
|
device_set_wakeup_enable(priv->device, 0);
|
|
disable_irq_wake(priv->wol_irq);
|
|
}
|
|
|
|
mutex_lock(&priv->lock);
|
|
priv->wolopts = wol->wolopts;
|
|
mutex_unlock(&priv->lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stmmac_ethtool_op_get_eee(struct net_device *dev,
|
|
struct ethtool_eee *edata)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (!priv->dma_cap.eee)
|
|
return -EOPNOTSUPP;
|
|
|
|
edata->eee_enabled = priv->eee_enabled;
|
|
edata->eee_active = priv->eee_active;
|
|
edata->tx_lpi_timer = priv->tx_lpi_timer;
|
|
edata->tx_lpi_enabled = priv->tx_lpi_enabled;
|
|
|
|
return phylink_ethtool_get_eee(priv->phylink, edata);
|
|
}
|
|
|
|
static int stmmac_ethtool_op_set_eee(struct net_device *dev,
|
|
struct ethtool_eee *edata)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
int ret;
|
|
|
|
if (!priv->dma_cap.eee)
|
|
return -EOPNOTSUPP;
|
|
|
|
if (priv->tx_lpi_enabled != edata->tx_lpi_enabled)
|
|
netdev_warn(priv->dev,
|
|
"Setting EEE tx-lpi is not supported\n");
|
|
|
|
if (!edata->eee_enabled)
|
|
stmmac_disable_eee_mode(priv);
|
|
|
|
ret = phylink_ethtool_set_eee(priv->phylink, edata);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (edata->eee_enabled &&
|
|
priv->tx_lpi_timer != edata->tx_lpi_timer) {
|
|
priv->tx_lpi_timer = edata->tx_lpi_timer;
|
|
stmmac_eee_init(priv);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static u32 stmmac_usec2riwt(u32 usec, struct stmmac_priv *priv)
|
|
{
|
|
unsigned long clk = clk_get_rate(priv->plat->stmmac_clk);
|
|
|
|
if (!clk) {
|
|
clk = priv->plat->clk_ref_rate;
|
|
if (!clk)
|
|
return 0;
|
|
}
|
|
|
|
return (usec * (clk / 1000000)) / 256;
|
|
}
|
|
|
|
static u32 stmmac_riwt2usec(u32 riwt, struct stmmac_priv *priv)
|
|
{
|
|
unsigned long clk = clk_get_rate(priv->plat->stmmac_clk);
|
|
|
|
if (!clk) {
|
|
clk = priv->plat->clk_ref_rate;
|
|
if (!clk)
|
|
return 0;
|
|
}
|
|
|
|
return (riwt * 256) / (clk / 1000000);
|
|
}
|
|
|
|
static int __stmmac_get_coalesce(struct net_device *dev,
|
|
struct ethtool_coalesce *ec,
|
|
int queue)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
u32 max_cnt;
|
|
u32 rx_cnt;
|
|
u32 tx_cnt;
|
|
|
|
rx_cnt = priv->plat->rx_queues_to_use;
|
|
tx_cnt = priv->plat->tx_queues_to_use;
|
|
max_cnt = max(rx_cnt, tx_cnt);
|
|
|
|
if (queue < 0)
|
|
queue = 0;
|
|
else if (queue >= max_cnt)
|
|
return -EINVAL;
|
|
|
|
if (queue < tx_cnt) {
|
|
ec->tx_coalesce_usecs = priv->tx_coal_timer[queue];
|
|
ec->tx_max_coalesced_frames = priv->tx_coal_frames[queue];
|
|
} else {
|
|
ec->tx_coalesce_usecs = 0;
|
|
ec->tx_max_coalesced_frames = 0;
|
|
}
|
|
|
|
if (priv->use_riwt && queue < rx_cnt) {
|
|
ec->rx_max_coalesced_frames = priv->rx_coal_frames[queue];
|
|
ec->rx_coalesce_usecs = stmmac_riwt2usec(priv->rx_riwt[queue],
|
|
priv);
|
|
} else {
|
|
ec->rx_max_coalesced_frames = 0;
|
|
ec->rx_coalesce_usecs = 0;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stmmac_get_coalesce(struct net_device *dev,
|
|
struct ethtool_coalesce *ec,
|
|
struct kernel_ethtool_coalesce *kernel_coal,
|
|
struct netlink_ext_ack *extack)
|
|
{
|
|
return __stmmac_get_coalesce(dev, ec, -1);
|
|
}
|
|
|
|
static int stmmac_get_per_queue_coalesce(struct net_device *dev, u32 queue,
|
|
struct ethtool_coalesce *ec)
|
|
{
|
|
return __stmmac_get_coalesce(dev, ec, queue);
|
|
}
|
|
|
|
static int __stmmac_set_coalesce(struct net_device *dev,
|
|
struct ethtool_coalesce *ec,
|
|
int queue)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
bool all_queues = false;
|
|
unsigned int rx_riwt;
|
|
u32 max_cnt;
|
|
u32 rx_cnt;
|
|
u32 tx_cnt;
|
|
|
|
rx_cnt = priv->plat->rx_queues_to_use;
|
|
tx_cnt = priv->plat->tx_queues_to_use;
|
|
max_cnt = max(rx_cnt, tx_cnt);
|
|
|
|
if (queue < 0)
|
|
all_queues = true;
|
|
else if (queue >= max_cnt)
|
|
return -EINVAL;
|
|
|
|
if (priv->use_riwt && (ec->rx_coalesce_usecs > 0)) {
|
|
rx_riwt = stmmac_usec2riwt(ec->rx_coalesce_usecs, priv);
|
|
|
|
if ((rx_riwt > MAX_DMA_RIWT) || (rx_riwt < MIN_DMA_RIWT))
|
|
return -EINVAL;
|
|
|
|
if (all_queues) {
|
|
int i;
|
|
|
|
for (i = 0; i < rx_cnt; i++) {
|
|
priv->rx_riwt[i] = rx_riwt;
|
|
stmmac_rx_watchdog(priv, priv->ioaddr,
|
|
rx_riwt, i);
|
|
priv->rx_coal_frames[i] =
|
|
ec->rx_max_coalesced_frames;
|
|
}
|
|
} else if (queue < rx_cnt) {
|
|
priv->rx_riwt[queue] = rx_riwt;
|
|
stmmac_rx_watchdog(priv, priv->ioaddr,
|
|
rx_riwt, queue);
|
|
priv->rx_coal_frames[queue] =
|
|
ec->rx_max_coalesced_frames;
|
|
}
|
|
}
|
|
|
|
if ((ec->tx_coalesce_usecs == 0) &&
|
|
(ec->tx_max_coalesced_frames == 0))
|
|
return -EINVAL;
|
|
|
|
if ((ec->tx_coalesce_usecs > STMMAC_MAX_COAL_TX_TICK) ||
|
|
(ec->tx_max_coalesced_frames > STMMAC_TX_MAX_FRAMES))
|
|
return -EINVAL;
|
|
|
|
if (all_queues) {
|
|
int i;
|
|
|
|
for (i = 0; i < tx_cnt; i++) {
|
|
priv->tx_coal_frames[i] =
|
|
ec->tx_max_coalesced_frames;
|
|
priv->tx_coal_timer[i] =
|
|
ec->tx_coalesce_usecs;
|
|
}
|
|
} else if (queue < tx_cnt) {
|
|
priv->tx_coal_frames[queue] =
|
|
ec->tx_max_coalesced_frames;
|
|
priv->tx_coal_timer[queue] =
|
|
ec->tx_coalesce_usecs;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stmmac_set_coalesce(struct net_device *dev,
|
|
struct ethtool_coalesce *ec,
|
|
struct kernel_ethtool_coalesce *kernel_coal,
|
|
struct netlink_ext_ack *extack)
|
|
{
|
|
return __stmmac_set_coalesce(dev, ec, -1);
|
|
}
|
|
|
|
static int stmmac_set_per_queue_coalesce(struct net_device *dev, u32 queue,
|
|
struct ethtool_coalesce *ec)
|
|
{
|
|
return __stmmac_set_coalesce(dev, ec, queue);
|
|
}
|
|
|
|
static int stmmac_get_rxnfc(struct net_device *dev,
|
|
struct ethtool_rxnfc *rxnfc, u32 *rule_locs)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
switch (rxnfc->cmd) {
|
|
case ETHTOOL_GRXRINGS:
|
|
rxnfc->data = priv->plat->rx_queues_to_use;
|
|
break;
|
|
default:
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static u32 stmmac_get_rxfh_key_size(struct net_device *dev)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
return sizeof(priv->rss.key);
|
|
}
|
|
|
|
static u32 stmmac_get_rxfh_indir_size(struct net_device *dev)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
return ARRAY_SIZE(priv->rss.table);
|
|
}
|
|
|
|
static int stmmac_get_rxfh(struct net_device *dev, u32 *indir, u8 *key,
|
|
u8 *hfunc)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
int i;
|
|
|
|
if (indir) {
|
|
for (i = 0; i < ARRAY_SIZE(priv->rss.table); i++)
|
|
indir[i] = priv->rss.table[i];
|
|
}
|
|
|
|
if (key)
|
|
memcpy(key, priv->rss.key, sizeof(priv->rss.key));
|
|
if (hfunc)
|
|
*hfunc = ETH_RSS_HASH_TOP;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stmmac_set_rxfh(struct net_device *dev, const u32 *indir,
|
|
const u8 *key, const u8 hfunc)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
int i;
|
|
|
|
if ((hfunc != ETH_RSS_HASH_NO_CHANGE) && (hfunc != ETH_RSS_HASH_TOP))
|
|
return -EOPNOTSUPP;
|
|
|
|
if (indir) {
|
|
for (i = 0; i < ARRAY_SIZE(priv->rss.table); i++)
|
|
priv->rss.table[i] = indir[i];
|
|
}
|
|
|
|
if (key)
|
|
memcpy(priv->rss.key, key, sizeof(priv->rss.key));
|
|
|
|
return stmmac_rss_configure(priv, priv->hw, &priv->rss,
|
|
priv->plat->rx_queues_to_use);
|
|
}
|
|
|
|
static void stmmac_get_channels(struct net_device *dev,
|
|
struct ethtool_channels *chan)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
chan->rx_count = priv->plat->rx_queues_to_use;
|
|
chan->tx_count = priv->plat->tx_queues_to_use;
|
|
chan->max_rx = priv->dma_cap.number_rx_queues;
|
|
chan->max_tx = priv->dma_cap.number_tx_queues;
|
|
}
|
|
|
|
static int stmmac_set_channels(struct net_device *dev,
|
|
struct ethtool_channels *chan)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if (chan->rx_count > priv->dma_cap.number_rx_queues ||
|
|
chan->tx_count > priv->dma_cap.number_tx_queues ||
|
|
!chan->rx_count || !chan->tx_count)
|
|
return -EINVAL;
|
|
|
|
return stmmac_reinit_queues(dev, chan->rx_count, chan->tx_count);
|
|
}
|
|
|
|
static int stmmac_get_ts_info(struct net_device *dev,
|
|
struct ethtool_ts_info *info)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
|
|
if ((priv->dma_cap.time_stamp || priv->dma_cap.atime_stamp)) {
|
|
|
|
info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE |
|
|
SOF_TIMESTAMPING_TX_HARDWARE |
|
|
SOF_TIMESTAMPING_RX_SOFTWARE |
|
|
SOF_TIMESTAMPING_RX_HARDWARE |
|
|
SOF_TIMESTAMPING_SOFTWARE |
|
|
SOF_TIMESTAMPING_RAW_HARDWARE;
|
|
|
|
if (priv->ptp_clock)
|
|
info->phc_index = ptp_clock_index(priv->ptp_clock);
|
|
|
|
info->tx_types = (1 << HWTSTAMP_TX_OFF) | (1 << HWTSTAMP_TX_ON);
|
|
|
|
info->rx_filters = ((1 << HWTSTAMP_FILTER_NONE) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V1_L4_EVENT) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V1_L4_SYNC) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V2_L4_EVENT) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V2_L4_SYNC) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V2_EVENT) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V2_SYNC) |
|
|
(1 << HWTSTAMP_FILTER_PTP_V2_DELAY_REQ) |
|
|
(1 << HWTSTAMP_FILTER_ALL));
|
|
return 0;
|
|
} else
|
|
return ethtool_op_get_ts_info(dev, info);
|
|
}
|
|
|
|
static int stmmac_get_tunable(struct net_device *dev,
|
|
const struct ethtool_tunable *tuna, void *data)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
int ret = 0;
|
|
|
|
switch (tuna->id) {
|
|
case ETHTOOL_RX_COPYBREAK:
|
|
*(u32 *)data = priv->rx_copybreak;
|
|
break;
|
|
default:
|
|
ret = -EINVAL;
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int stmmac_set_tunable(struct net_device *dev,
|
|
const struct ethtool_tunable *tuna,
|
|
const void *data)
|
|
{
|
|
struct stmmac_priv *priv = netdev_priv(dev);
|
|
int ret = 0;
|
|
|
|
switch (tuna->id) {
|
|
case ETHTOOL_RX_COPYBREAK:
|
|
priv->rx_copybreak = *(u32 *)data;
|
|
break;
|
|
default:
|
|
ret = -EINVAL;
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct ethtool_ops stmmac_ethtool_ops = {
|
|
.supported_coalesce_params = ETHTOOL_COALESCE_USECS |
|
|
ETHTOOL_COALESCE_MAX_FRAMES,
|
|
.begin = stmmac_check_if_running,
|
|
.get_drvinfo = stmmac_ethtool_getdrvinfo,
|
|
.get_msglevel = stmmac_ethtool_getmsglevel,
|
|
.set_msglevel = stmmac_ethtool_setmsglevel,
|
|
.get_regs = stmmac_ethtool_gregs,
|
|
.get_regs_len = stmmac_ethtool_get_regs_len,
|
|
.get_link = ethtool_op_get_link,
|
|
.nway_reset = stmmac_nway_reset,
|
|
.get_ringparam = stmmac_get_ringparam,
|
|
.set_ringparam = stmmac_set_ringparam,
|
|
.get_pauseparam = stmmac_get_pauseparam,
|
|
.set_pauseparam = stmmac_set_pauseparam,
|
|
.get_ethtool_stats = stmmac_get_ethtool_stats,
|
|
.get_strings = stmmac_get_strings,
|
|
.get_wol = stmmac_get_wol,
|
|
.set_wol = stmmac_set_wol,
|
|
.get_eee = stmmac_ethtool_op_get_eee,
|
|
.set_eee = stmmac_ethtool_op_set_eee,
|
|
.get_sset_count = stmmac_get_sset_count,
|
|
.get_rxnfc = stmmac_get_rxnfc,
|
|
.get_rxfh_key_size = stmmac_get_rxfh_key_size,
|
|
.get_rxfh_indir_size = stmmac_get_rxfh_indir_size,
|
|
.get_rxfh = stmmac_get_rxfh,
|
|
.set_rxfh = stmmac_set_rxfh,
|
|
.get_ts_info = stmmac_get_ts_info,
|
|
.get_coalesce = stmmac_get_coalesce,
|
|
.set_coalesce = stmmac_set_coalesce,
|
|
.get_per_queue_coalesce = stmmac_get_per_queue_coalesce,
|
|
.set_per_queue_coalesce = stmmac_set_per_queue_coalesce,
|
|
.get_channels = stmmac_get_channels,
|
|
.set_channels = stmmac_set_channels,
|
|
.get_tunable = stmmac_get_tunable,
|
|
.set_tunable = stmmac_set_tunable,
|
|
.get_link_ksettings = stmmac_ethtool_get_link_ksettings,
|
|
.set_link_ksettings = stmmac_ethtool_set_link_ksettings,
|
|
};
|
|
|
|
void stmmac_set_ethtool_ops(struct net_device *netdev)
|
|
{
|
|
netdev->ethtool_ops = &stmmac_ethtool_ops;
|
|
}
|